2023

FM -Directories: Extending the Burrows-Wheeler Transform for String Labeled Vertex Graphs of (Almost) Arbitrary Topology

2023-01-01. Data Compression Conference (DCC), Snowbird, UT, Mar 21-24, 2023. p. 355-355. DOI : 10.1109/DCC55655.2023.00087.

Detailed record

View at publisher

2022

Sensor Systems for Smart Agriculture

D. Barrettino

2022-01-01. 13th Latin America Symposium on Circuits and System (LASCAS), Puerto Varas, CHILE, Apr 01-04, 2022. p. 132-135. DOI : 10.1109/LASCAS53948.2022.9789078.

Detailed record

View at publisher

The impact of NFT profile pictures within social network communities

S. Casale-Brunet; M. Zichichi; L. Hutchinson; M. Mattavelli; S. Ferretti

2022-09-30. GoodIT 2022: ACM International Conference on Information Technology for Social Good, Limassol, Cyprus, September 7 – 9, 2022. p. 283-291. DOI : 10.1145/3524458.3547230.

Detailed record

View at publisher

An Implantable Inductive Sensor for Direct and Continuous Monitoring of the Pulmonary Artery Cross-Sectional Area

M. Besirli; K. Ture; M. Beghetti; C. Dehollain; M. Mattavelli et al.

2022. 2022 IEEE Biomedical Circuits and Systems Conference (BioCAS), Taipei, Taiwan, October 13-15, 2022. p. 31-35. DOI : 10.1109/BioCAS54905.2022.9948566.

Detailed record

View at publisher

A Capacitively-Coupled Chopper Instrumentation Amplifier for Implantable Bridge Sensor Systems

M. Besirli; K. Ture; M. Beghetti; C. Dehollain; M. Mattavelli et al.

2022-01-01. 20th IEEE Interregional NEWCAS Conference (IEEE NEWCAS), Quebec City, CANADA, Jun 19-22, 2022. p. 208-212. DOI : 10.1109/NEWCAS52662.2022.9842137.

Detailed record

View at publisher

MPEG-G Reference-Based Compression of Unaligned Reads Through Ultra-Fast Alignments

U. Ozturk; S. Casale-Brunet; P. Ribeca; M. Mattavelli

2022-01-01. Data Compression Conference (DCC), Snowbird, UT, Mar 22-25, 2022. p. 478-478. DOI : 10.1109/DCC52660.2022.00089.

Detailed record

View at publisher

Inter-actions parallel execution on GPU from high-level dataflow synthesis

A. Bloch; S. Casale Brunet; M. Mattavelli

2022. 2021 55th Asilomar Conference on Signals, Systems, and Computers (ACSSC 2021), Pacific Grove, CA, USA, 31 Oct.-3 Nov. 2021. p. 1151-1155. DOI : 10.1109/IEEECONF53345.2021.9723288.

Detailed record

View at publisher

SIMD Parallel Execution on GPU from High-Level Dataflow Synthesis

A. Bloch; S. Casale Brunet; M. Mattavelli

2022-02-04. 14th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), Singapore, December 20-23, 2021. p. 62-68. DOI : 10.1109/MCSoC51149.2021.00017.

Detailed record

View at publisher

Performance Estimation of High-Level Dataflow Program on Heterogeneous Platforms

A. Bloch; S. Casale Brunet; M. Mattavelli

2022-02-04. 14th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), Singapore, December 20-23, 2021. p. 69-76. DOI : 10.1109/MCSoC51149.2021.00018.

Detailed record

View at publisher

2021

Networks of Ethereum Non-Fungible Tokens: A graph-based analysis of the ERC-721 ecosystem

S. Casale-Brunet; P. Ribeca; P. Doyle; M. Mattavelli

2021-01-01. 4th IEEE International Conference on Blockchain (Blockchain), ELECTR NETWORK, Dec 06-08, 2021. p. 188-195. DOI : 10.1109/BLOCKCHAIN53845.2021.00033.

Detailed record

View at publisher

A 0.4 nJ Excitation Energy Bridge-to-Digital Converter for Implantable Pulmonary Artery Pressure Monitoring

M. Besirli; K. Türe; D. R. Barrettino; M. Beghetti; M. Mattavelli et al.

2021-10-07. 2021 IEEE Biomedical Circuits and Systems Conference (BioCAS), Berlin, Germany, October 7-9, 2021. DOI : 10.1109/BioCAS49922.2021.9644941.

Detailed record

View at publisher

2020

CMOS-Based Readout and Control Electronics for Microgrippers

D. Barrettino; M. Mattavelli

2020-01-01. IEEE Sensors Conference, ELECTR NETWORK, Oct 25-28, 2020. DOI : 10.1109/SENSORS47125.2020.9278921.

Detailed record

View at publisher

Programming Heterogeneous CPU-GPU Systems by High-Level Dataflow Synthesis

A. Bloch; E. Bezati; M. Mattavelli

2020. 2020 IEEE Workshop on Signal Processing Systems (SiPS), [Virtual Conference], October 20 – 22, 2020. p. 1-6. DOI : 10.1109/SiPS50750.2020.9195250.

Detailed record

View at publisher

2019

Low-Cost Readout Electronics for Piezoresistive MEMS-Based Transducers

D. Barrettino; D. Ferreira; M. Mattavelli

2019-01-01. IEEE International Instrumentation and Measurement Technology Conference (I2MTC), Auckland, NEW ZEALAND, May 20-23, 2019. p. 1597-1601. DOI : 10.1109/I2MTC.2019.8826916.

Detailed record

View at publisher

A CMOS Analog Front-End for Implantable Pulmonary Artery Pressure Monitoring System

M. Besirli; K. Ture; C. Dehollain; D. Barrettino; M. Mattavelli

2019-01-01. 15th Conference on Ph.D Research in Microelectronics and Electronics (PRIME), Lausanne, SWITZERLAND, Jul 15-18, 2019. p. 261-264. DOI : 10.1109/PRIME.2019.8787811.

Detailed record

View at publisher

An Heterogeneous Compiler Of Dataflow Programs For Zynq Platforms

E. Bezati; S. Casale-Brunet; R. Mosqueron; M. Mattavelli

2019-01-01. 44th IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), Brighton, ENGLAND, May 12-17, 2019. p. 1537-1541. DOI : 10.1109/ICASSP.2019.8682525.

Detailed record

View at publisher

Modeling Dielectric Constant Variability in Aggregate Polymers from CV Measurements

R. M. Dos Santos; C. Dehollain; M. Mattavelli; D. Barrettino; J-M. Sallese

2019-01-01. Latin American Electron Devices Conference (LAEDC), Armenia, Colombia, February 24-27, 2019. p. 100-103. DOI : 10.1109/LAED.2019.8714730.

Detailed record

View at publisher

Composite Data Types in Dynamic Dataflow Languages as Copyless Memory Sharing Mechanism

A. Bloch; E. Bezati; M. Mattavelli

2019-06-08. Computational Science – ICCS 2019. p. 717-724. DOI : 10.1007/978-3-030-22750-0_70.

Detailed record

Full text – View at publisher

Toward a Dynamic Threshold for Quality-Score Distortion in Reference-Based Alignment

A. A. Hernandez-Lopez; C. Alberti; M. Mattavelli

2019. 15th International Symposium on Bioinformatics Research and Applications (ISBRA), Barcelona, Spain, June 3–6, 2019. p. 288-300. DOI : 10.1089/cmb.2019.0333.

Detailed record

Full text – View at publisher

2018

Shared-variable Synchronization Approaches for Dynamic Data Flow Programs

A. Modas; S. Casale-Brunet; R. Stewart; E. Bezati; J. Ahmad et al.

2018-01-01. IEEE International Workshop on Signal Processing Systems (IEEE SiPS), Cape Town, SOUTH AFRICA, Oct 21-24, 2018. p. 263-268. DOI : 10.1109/SiPS.2018.8598431.

Detailed record

View at publisher

Efficient Dynamic Optimisation Heuristics for Dataflow Pipelines

A. Prihozhy; S. Casale-Brunet; E. Bezati; M. Mattavelli

2018-01-01. IEEE International Workshop on Signal Processing Systems (IEEE SiPS), Cape Town, SOUTH AFRICA, Oct 21-24, 2018. p. 337-342. DOI : 10.1109/SiPS.2018.8598386.

Detailed record

View at publisher

High Precision Capacitive Moisture Sensor for Polymers

R. M. Dos Santos; J-M. Sallese; M. Mattavelli; C. Dehollain; D. Barrettino

2018-01-01. 17th IEEE SENSORS Conference, New Delhi, INDIA, Oct 28-31, 2018. p. 212-215. DOI : 10.1109/ICSENS.2018.8589775.

Detailed record

View at publisher

Lossy compression of quality scores in differential gene expression: A first assessment and impact analysis

A. A. Hernandez Lopez; J. Voges; C. Alberti; M. Mattavelli; J. Ostermann

2018. Data compression conference (DCC), Snowbird, Utah, March 27-30, 2018. p. 167-176. DOI : 10.1109/DCC.2018.00025.

Detailed record

Full text – View at publisher

2017

Real-Time Monitoring of the Hydration Level by Multi-Frequency Bioimpedance Spectroscopy

D. Allegri; D. Vaca; D. Ferreira; M. Rogantini; D. R. Barrettino

2017. IEEE International Instrumentation and Measurement Technology Conference, Torino, Italy, May 22-25, 2017. p. 1-6. DOI : 10.1109/I2MTC.2017.7969668.

Detailed record

View at publisher

Design space exploration of dataflow-based Smith-Waterman FPGA implementations

S. Casale-Brunet; E. Bezati; M. Mattavelli

2017-10-03. Signal Processing Systems (SiPS), 2017 IEEE International Workshop on. p. 1-6. DOI : 10.1109/SiPS.2017.8109982.

Detailed record

View at publisher

Buffer dimensioning for throughput improvement of dynamic dataflow signal processing applications on multi-core platforms

M. Michalska; E. Bezati; S. Casale-Brunet; M. Mattavelli

2017-08-28. p. 1339-1343. DOI : 10.23919/EUSIPCO.2017.8081426.

Detailed record

View at publisher

High level synthesis of Smith-Waterman dataflow implementations

S. Casale-Brunet; E. Bezati; M. Mattavelli

2017-03-05. p. 1173-1177. DOI : 10.1109/ICASSP.2017.7952341.

Detailed record

View at publisher

Performance estimation of program partitions on multi-core platforms, 2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)

M. Michalska; J. J. Ahmad; E. Bezati; S. Casale-Brunet; M. Mattavelli

2017-09-21. p. 1-8. DOI : 10.1109/PATMOS.2016.7833418.

Detailed record

View at publisher

MPEG-G the emerging standard for genomic data compression

M. Hernaez; C. Alberti; M. Mattavelli; I. Ochoa

2017. Rocky 2017 Bioinformatics Conference, Aspen, Colorado, USA, December 7-9, 2017.

Detailed record

Differential gene expression with lossy compression of quality scores in RNA-seq data

A. A. Hernandez-Lopez; J. Voges; C. Alberti; M. Mattavelli; J. Ostermann

2017. Data Compression Conference (DCC), Snowbird, UT, APR 04-07, 2017. p. 444-444. DOI : 10.1109/Dcc.2017.75.

Detailed record

Full text – View at publisher

2016

Trace-based manycore partitioning of stream-processing applications

M. Michalska; S. Casale-Brunet; E. Bezati; M. Mattavelli; J. Janneck

2016-11-06. p. 422-426. DOI : 10.1109/ACSSC.2016.7869073.

Detailed record

View at publisher

High-level system synthesis and optimization of dataflow programs for MPSoCs

E. Bezati; S. C. Brunet; M. Mattavelli; J. W. Janneck

2016-11-06. p. 417-421. DOI : 10.1109/ACSSC.2016.7869072.

Detailed record

View at publisher

High-level synthesis of dynamic dataflow programs on heterogeneous MPSoC platforms

E. Bezati; S. Casale-Brunet; M. Mattavelli; J. W. Janneck

2016-07-17. p. 227-234. DOI : 10.1109/SAMOS.2016.7818352.

Detailed record

View at publisher

Design Space Exploration Problem Formulation for Dataflow Programs on Heterogeneous Architectures

M. Michalska; N. Zufferey; E. Bezati; M. Mattavelli

2016-09-21. p. 217-224. DOI : 10.1109/MCSoC.2016.25.

Detailed record

View at publisher

Programming Models and Methods for Heterogeneous Parallel Embedded Systems

S. Casale-Brunet; E. Bezati; M. Mattavelli

2016-09-21. p. 289-296. DOI : 10.1109/MCSoC.2016.39.

Detailed record

View at publisher

High-Precision Performance Estimation of Dynamic Dataflow Programs

M. Michalska; S. Casale-Brunet; E. Bezati; M. Mattavelli

2016-09-21. p. 101-108. DOI : 10.1109/MCSoC.2016.23.

Detailed record

View at publisher

An Evaluation Framework for Lossy Compression of Genome Sequencing Quality Values

C. Alberti; N. Daniels; M. Hernaez; J. Voges; R. L. Goldfeder et al.

2016. IEEE Data Compression Conference 2016, Snowbird, Utah, USA, DOI : 10.1109/Dcc.2016.39.

Detailed record

Full text – View at publisher

2015

H2B2VS (HEVC Hybrid Broadcast Broadband Video Services) – building innovative solutions over hybrid networks

R. Monnier; A. Mourelle; J-P. Bernoux; C. Alberti; J. Le Feuvre et al.

2015. International Broadcasting Conference 2015, Amsterdam, September 11, 2015. DOI : 10.1049/ibc.2015.0038.

Detailed record

Full text – View at publisher

A Methodology for Profiling and Partitioning Stream Programs on Many-core Architectures

M. Michalska; J. Boutellier; M. Mattavelli

2015. International Conference on Computational Science (ICCS), Reykjavik, Iceland, June 1-3, 2015. p. 2962-2966. DOI : 10.1016/j.procs.2015.05.498.

Detailed record

Full text – View at publisher

Execution Trace Graph Based Multi-criteria Partitioning of Stream Programs

M. Michalska; S. Casale-Brunet; E. Bezati; M. Mattavelli

2015. International Conference on Computational Science (ICCS), Reykjavik, Iceland, June 1-3, 2015. p. 1443-1452. DOI : 10.1016/j.procs.2015.05.334.

Detailed record

Full text – View at publisher

2014

MPEG high efficient video coding stream programming and many-cores scalability

D. J. De Saint Jorre; D. Renzi; S. Casale Brunet; M. Michalska; E. Bezati et al.

2014.

Detailed record

TURNUS: An open-source design space exploration framework for dynamic stream programs

S. Casale-Brunet; M. Wiszniewska; E. Bezati; M. Mattavelli; J. W. Janneck et al.

2014. 2014 Conference on Design and Architectures for Signal and Image Processing (DASIP), Madrid, Spain, 8-10 October 2014. p. 1-2. DOI : 10.1109/DASIP.2014.7115614.

Detailed record

View at publisher

Execution trace graph analysis of dataflow programs: Bounded buffer scheduling and deadlock recovery using model predictive control

S. Casale-Brunet; E. Bezati; M. Mattavelli; M. Canale; J. W. Janneck

2014. 2014 Conference on Design and Architectures for Signal and Image Processing (DASIP), Madrid, Spain, 8-10 October 2014. p. 1-6. DOI : 10.1109/DASIP.2014.7115623.

Detailed record

View at publisher

Characterizing communication behavior of dataflow programs using trace analysis

J. W. Janneck; S. Casale-Brunet; M. Mattavelli

2014. 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV), Agios Konstantinos, Samos, Greece, 14-17 July 2014. p. 44-50. DOI : 10.1109/SAMOS.2014.6893193.

Detailed record

View at publisher

Exploring MPEG HEVC decoder parallelism for the efficient porting onto many-core platforms

D. De Saint Jorre; C. Alberti; M. Mattavelli; S. Casale-Brunet

2014. 2014 IEEE International Conference on Image Processing (ICIP), Paris, France, 27-30 October 2014. p. 2115-2119. DOI : 10.1109/ICIP.2014.7025424.

Detailed record

View at publisher

Dataflow machines

J. W. Janneck; G. Cerdersjo; E. Bezati; S. C. Brunet

2014. 2014 48th Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, USA, 2-5 November 2014. p. 1848-1852. DOI : 10.1109/ACSSC.2014.7094788.

Detailed record

View at publisher

Dataflow programs analysis and optimization using model predictive control techniques: An example of bounded buffer scheduling

M. Canale; S. Casale-Brunet; E. Bezati; M. Mattavelli; J. W. Janneck

2014. 2014 IEEE Workshop on Signal Processing Systems (SiPS), Belfast, United Kingdom, 20-22 October 2014. p. 1-6. DOI : 10.1109/SiPS.2014.6986054.

Detailed record

View at publisher

Automated design flow for coarse-grained reconfigurable platforms: An RVC-CAL multi-standard decoder use-case

C. Sau; L. Raffo; F. Palumbo; E. Bezati; S. Casale-Brunet et al.

Detailed record

View at publisher

Coarse Grain Clock Gating Of Streaming Applications In Programmable Logic Implementations

E. Bezati; S. C. Brunet; M. Mattavelli; J. W. Janneck

2014. 4th Electronic System Level Synthesis Conference (ESLsyn), San Francisco, CA, MAY 31-JUN 01, 2014. DOI : 10.1109/ESLsyn.2014.6850387.

Detailed record

View at publisher

A Methodology For Optimizing Buffer Sizes Of Dynamic Dataflow Fpgas Implementations

A. A-H. Ab Rahman; S. Casale-Brunet; C. Alberti; M. Mattavelli

2014. IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), Florence, ITALY, MAY 04-09, 2014. p. 5003-5007. DOI : 10.1109/ICASSP.2014.6854554.

Detailed record

View at publisher

ECMA-407: A New 3D audio codec implementation up to NHK 22.2

J. J. Ahmad; C. Alberti; J. Hong; B. Leonard; M. Mattavelli et al.

2014. The 28th VDT International Convention 2014.

Detailed record

ECMA-407: New Approaches to 3D Audio Content Data Rate Reduction with RVC-CAL

J. J. Ahmad; C. Alberti; J. Hong; B. Leonard; M. Mattavelli et al.

2014. 137th International Audio Engineering Society (AES) Convention, Los Angeles, California, USA, October 9-12, 2014.

Detailed record

2013

Automated Qoe Evaluation Of Dynamic Adaptive Streaming Over Http

C. Alberti; D. Renzi; C. Timmerer; C. Mueller; S. Lederer et al.

2013. 5th International Workshop on Quality of Multimedia Experience (QoMEX). p. 58-63. DOI : 10.1109/QoMEX.2013.6603211.

Detailed record

View at publisher

Partitioning And Optimization Of High Level Stream Applications For Multi Clock Domain Architectures

S. C. Brunet; E. Bezati; C. Alberti; M. Mattavelli; E. Amaldi et al.

2013. IEEE Workshop on Signal Processing Systems (SiPS). p. 177-182. DOI : 10.1109/SiPS.2013.6674501.

Detailed record

View at publisher

Modeling Control Tokens for Composition of CAL Actors

J. Ersfolk; G. Roquier; J. Lilius; M. Mattavelli

2013. Conference on Design and Architectures for Signal and Image Processing (DASIP), Cagliari, Italy, October 8-10, 2013. p. 71-78.

Detailed record

Static and quasi-static compositions of stream processing applications from dynamic dataflow programs

J. Ersfolk; G. Roquier; W. Lund; M. Mattavelli; J. Lilius

2013. IEEE International Conference on Acoustics, Speech and Signal Processing, Vancouver, Canada, May 26-31, 2013. p. 2620-2624. DOI : 10.1109/ICASSP.2013.6638130.

Detailed record

View at publisher

Systems Design Space Exploration by Serial Dataflow Program Executions

S. Casale Brunet; C. Alberti; M. Mattavelli; J. Janneck

2013. Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, CA, USA, 3-6 November, 2013. p. 1805-1809. DOI : 10.1109/ACSSC.2013.6810613.

Detailed record

View at publisher

Multi-clock domain optimization for reconfigurable architectures in high-level dataflow applications

S. Casale Brunet; E. Bezati; C. Alberti; M. Mattavelli; E. Amaldi et al.

2013. Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, CA, USA, 3-6 November, 2013. p. 1796-1800. DOI : 10.1109/ACSSC.2013.6810611.

Detailed record

View at publisher

Dataflow Program Analysis and Refactoring Techniques for Design Space Exploration: MPEG-4 AVC/H.264 Decoder Implementation Case Study

A. Rahman; A. A. H. Bin; S. Casale Brunet; C. Alberti; M. Mattavelli

2013. Design & Architectures for Signal & Image Processing (DASIP), Cagliari, Italy, October 8-10, 2013. p. 63-70.

Detailed record

Full text

Porting an MPEG-HEVC decoder to a low-power many-core platform

D. S. Jorre; D. Jack; C. Alberti; M. Mattavelli; S. Casale Brunet

2013. Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, California, USA, November 3-6th, 2013.

Detailed record

High-Level Synthesis of Dataflow Programs for Signal Processing Systems

E. Bezati; M. Mattavelli; J. Janneck

2013. 8th International Symposium on Image and Signal Processing and Analysis (ISPA 2013), Trieste, Italy, 4-6, September 2013. p. 750-754. DOI : 10.1109/ISPA.2013.6703837.

Detailed record

View at publisher

A Lego Mindstorms NXT Experiment for Model Predictive Control Education

M. Canale; S. Casale Brunet

2013. European Control Conference, Zurich, Switzerland, 2013. p. 2549-2554. DOI : 10.23919/ECC.2013.6669633.

Detailed record

View at publisher

Design Space Exploration and Implementation of RVC-CAL Applications using the TURNUS framework

S. Casale Brunet; E. Bezati; G. Roquier; C. Alberti; M. Mattavelli et al.

2013. Conference on Design & Architectures for Signal & Image Processing, Cagliari, Italy, 8-10 October 2013. p. 341-342.

Detailed record

TURNUS: A design exploration framework for dataflow system design

S. Casale Brunet; M. Mattavelli; J. W. Janneck

2013. 2013 IEEE International Symposium on Circuits and Systems (ISCAS), Beijing, China, 19-23 05 2013. p. 654-654. DOI : 10.1109/ISCAS.2013.6571927.

Detailed record

View at publisher

Synthesis and optimization of high-level stream programs

E. Bezati; S. Casale Brunet; M. Mattavelli; J. Janneck

2013. Electronic System Level Synthesis Conference (ESLsyn), Austin, Texas, USA, May 31 2013-June 1 2013.

Detailed record

Buffer optimization based on critical path analysis of a dataflow program design

S. Casale Brunet; M. Mattavelli; J. W. Janneck

2013. 2013 IEEE International Symposium on Circuits and Systems (ISCAS), Beijing, China, 19-23 05 2013. p. 1384-1387. DOI : 10.1109/ISCAS.2013.6572113.

Detailed record

View at publisher

Live demonstration: High level software and hardware synthesis of dataflow programs

E. Bezati; G. Roquier; M. Mattavelli

2013. 2013 IEEE International Symposium on Circuits and Systems (ISCAS), Beijing, China, 19-23 May 2013. DOI : 10.1109/ISCAS.2013.6571930.

Detailed record

View at publisher

Performance Benchmarking of RVC based Multimedia Specifications

J. J. Ahmad; S. Li; M. Mattavelli

2013. 20th IEEE International Conference on Image Processing (ICIP), Melbourne, Australia, September 15-18, 2013. p. 4569-4573. DOI : 10.1109/ICIP.2013.6738941.

Detailed record

Full text – View at publisher

TURNUS: a unified dataflow design space exploration framework for heterogeneous parallel systems

S. Casale Brunet; M. Mattavelli; C. Alberti; J. W. Janneck

2013. Conference on Design & Architectures for Signal & Image Processing, Cagliari, Italy, 8-10 October 2013. p. 47-54.

Detailed record

Design Space Exploration of High Level Stream Programs on Parallel Architectures: A focus on the Buffer Size Minimization and Optimization Problem

S. Casale Brunet; M. Mattavelli; C. Alberti; J. W. Janneck

2013. 8th International Symposium on Image and Signal Processing and Analysis, Trieste, Italy, 4-6 September 2013.

Detailed record

Representing Guard Dependencies in Dataflow Execution Traces

S. Casale Brunet; M. Mattavelli; C. Alberti; J. W. Janneck

2013. 2013 Fifth International Conference on Computational Intelligence, Communication Systems and Networks (CICSyN), Madrid, Spain, 5-7 06 2013. p. 291-295. DOI : 10.1109/CICSYN.2013.26.

Detailed record

View at publisher

Automated QoE Evaluation of Dynamic Adaptive Streaming over HTTP

C. Alberti; D. Renzi; C. Timmerer; C. Mueller; S. Lederer et al.

2013. Fifth International Workshop on Quality of Multimedia Experience (QoMEX), Klagenfurt, Austria, July 3-5, 2013. p. 58-63. DOI : 10.1109/QoMEX.2013.6603211.

Detailed record

Full text – View at publisher

2012

Scheduling of dynamic dataflow programs based on state space analysis

J. Ersfolk; G. Roquier; J. Lilius; M. Mattavelli

2012. IEEE International Conference on Acoustics, Speech and Signal Processing, Kyoto, Japan, March 25-30, 2012. p. 1661-1664. DOI : 10.1109/ICASSP.2012.6288215.

Detailed record

View at publisher

Using Scalable Video Coding For Dynamic Adaptive Streaming Over HTTP in Mobile Environments

C. Müller; D. Renzi; S. Lederer; S. Battista; C. Timmerer

2012. EUSIPCO12, Bucharest, Romania, 2012.08.31. p. 2208-2212.

Detailed record

Full text

Distributed Adaptation Decision-Taking Framework and Scalable Video Coding Tunneling for Edge and In-Network Media Adaptation

M. Grafl; C. Timmerer; M. Waltl; D. Renzi; S. Battista et al.

2012. TEMU 2012, Heraklion, Greece, July 31, 2012. p. 6. DOI : 10.1109/TEMU.2012.6294710.

Detailed record

Full text – View at publisher

Profiling of Dataflow Programs Using Post Mortem Causation Traces

S. Casale Brunet; M. Mattavelli; J. W. Janneck

2012. 2012 IEEE Workshop on Signal Processing Systems (SiPS), Quebec City, QC, Canada, 17-19 October 2012. p. 220-225. DOI : 10.1109/SiPS.2012.54.

Detailed record

View at publisher

Design space exploration strategies for FPGA implementation of signal processing systems using CAL dataflow program

A. Rahman; A. A. H. Bin; R. Thavot; S. Casale Brunet; E. Bezati et al.

2012. 2012 Conference on Design and Architectures for Signal and Image Processing, Karlsruhe, Germany, 25 October 2012.

Detailed record

Full text

2011

Portable and scalable parallelism for multi-core and reconfigurable hardware using dataflow programs

G. Roquier; E. Benzati; M. Mattavelli; J. W. Janneck

2011. MCC2011, Fourth Swedish Workshop on Multicore Computing, Linköping, Sweden, November 23-25, 2011.

Detailed record

Building Multimedia Security Applications in the MPEG Reconfigurable Video Coding (RVC) Framework

J. J. Ahmad; S. Li; I. Amer; M. Mattavelli

2011. 13th ACM WS on Multimedia and Security, Buffalo, NY, USA, Sept 29-30, 2011. p. 121-130. DOI : 10.1145/2037252.2037275.

Detailed record

View at publisher

Hardware/Software Co-Design of Dataflow Programs for Reconfigurable Hardware and Multi-Core Platforms

G. Roquier; E. Bezati; R. Thavot; M. Mattavelli

2011. DASIP 2011, Conference on Design and Architectures for Signal and Image Processing, Tampere, Finland, Nov 2-4, 2011.

Detailed record

A Unified Hardware/Software Co-Synthesis Solution for Signal Processing Systems

E. Bezati; H. Yviquel; M. Raulet; M. Mattavelli

2011. DASIP 2011, Conference on Design and Architectures for Signal and Image Processin, Tampere, Finland, Nov 2-4, 2011.

Detailed record

Optimization of Portable Parallel Signal Processing Applications by Design Space Exploration of Dataflow Programs

C. Lucarz; M. Mattavelli; J. Janneck

2011. SIPS 2011, IEEE WS on Signal processing Systems, Beirut Lebanon, Oct. 4-7, 2011. p. 43-48. DOI : 10.1109/SiPS.2011.6088947.

Detailed record

View at publisher

Scheduling of Dynamic Dataflow Programs with Model Checking

J. Ersfolk; G. Roquier; F. Jokhio; J. Lilius; M. Mattavelli

2011. SIPS 2011, IEEE WS on Signal processing Systems, Beirut, Lebanon, Oct. 4-7, 2011. p. 37-42. DOI : 10.1109/SiPS.2011.6088946.

Detailed record

View at publisher

Methodology for the Hardware/Software Co-Design of Dataflow Programs

G. Roquier; R. Thavot; M. Mattavelli

2011. SIPS 2011, IEEE WS on Signal processing Systems, Beirut Lebanon, Oct.4-7, 2011. p. 174-179. DOI : 10.1109/SiPS.2011.6088970.

Detailed record

View at publisher

Optimization Methodologies for Complex FPGA-based Signal Processing Systems with CAL

A. Rahman; A. A. H. Bin; H. Amer; A. Prihozhy; C. Lucarz et al.

2011. 2011 Conference on Design and Architectures for Signal and Image Processing, Tampere, Finland, November 2-4, 2011.

Detailed record

Methodology and Technique to Improve Throughput of FPGA-based CAL Dataflow Programs: Case Study of the RVC MPEG-4 SP Intra Decoder

H. Amer; A. Rahman; A. A. H. Bin; I. Amer; C. Lucarz et al.

2011. 2011 IEEE Workshop on Signal Processing Systems, Beirut, Lebanon, October 4-7, 2011. p. 186-191. DOI : 10.1109/SiPS.2011.6088972.

Detailed record

View at publisher

2010

Hardware and Software Synthesis of Image Filters From CAL Dataflow Specification

A. Rahman; A. A. H. Bin; R. Thavot; M. Mattavelli; P. Faure

2010. PRIME 2010, Berlin Institute of Technology, Germany, 18–21 July 2010.

Detailed record

Automatic mutli-connectivity interface generation for system designs based on a dataflow description

R. Thavot; A. Rahman; A. A. H. Bin; R. Mosqueron; M. Mattavelli

2010. PRIME 2010, Berlin Institute of Technology, Germany, 18–21 July 2010.

Detailed record

High level design space exploration of RVC codec specifications for multi-core heterogeneous platforms

C. Lucarz; G. Roquier; M. Mattavelli

2010. Conference on Design and Architectures for Signal and Image Processing, DASIP, Edinburgh, October 26-28, 2010.

Detailed record

Full text

RVC-CAL dataflow implementations of MPEG AVC/H.264 CABAC decoding

E. Bezati; M. Mattavelli; M. Raulet

2010. Conference on Design and Architectures for Signal and Image Processing, DASIP 2010, Edinburgh, October 26-28, 2010.

Detailed record

Full text

RVC: a Multi-Decoder CAL Composer tool

F. Palumbo; D. Pani; E. Manca; L. Raffo; M. Mattavelli et al.

2010. Conference on Design and Architectures for Signal and Image Processing, DASIP, Edinburgh, October 26-28, 2010.

Detailed record

Full text

Reconfigurable Video Coding — a Stream Programming Approach to the Specification of New Video Coding Standards

J. W. Jannek; M. Mattavelli; M. Raulet; M. Wipliez

2010. MMSYS 2010, Phoenix, AZ, USA, Feb. 22-23, 2010. p. 223–234. DOI : 10.1145/1730836.1730864.

Detailed record

View at publisher

An adaptive system for real-time scalable video streaming with end- to-end qos control

B. Shao; D. Renzi; P. Amon; G. Xilouris; N. Zotos et al.

2010. The 11th International Workshop on Image Analysis for Multimedia Interactive Services (WIAMIS), Desenzano del Garda, Italy, Apr 12 – 14, 2010.

Detailed record

Full text

2009

Hardware synthesis of complex standard interfaces using CAL dataflow descriptions

R. Thavot; R. Mosqueron; J. Dubois; M. Mattavelli

2009. DASIP, Sophia Antipolis, September 22-24, 2009.

Detailed record

Full text

Multiprocessor scheduling of dataflow models within the Reconfigurable Video Coding framework

J. Boutellier; V. Martin Gomez; O. Silven; C. Lucarz; M. Mattavelli

2009. Conference on Design and Architectures for Signal and Image Processing (DASIP), Sophia Antipolis, France, September 22 – 24, 2009.

Detailed record

Full text

Motion estimation accelerator with user search strategy for the RVC framework

J. Dubois; M. Mattavelli; J. Miteran; C. Lucarz; R. Mosqueron

2009. IEEE International Conference on Image Processing, Cairo, Egypt, November 7-10, 2009. p. 761-764. DOI : 10.1109/ICIP.2009.5414256.

Detailed record

Full text – View at publisher

Towards a Comprehensive RVC VTL: A CAL Description of an Efficient AVC Baseline Encoder

H. Aman-Allah; E. Hanna; K. Maarouf; I. Amer

2009. IEEE International Conference on Image Processing, Special Session on Reconfigurable Video Coding, Cairo, Egypt, November 2009. p. 757-760. DOI : 10.1109/ICIP.2009.5414266.

Detailed record

Full text – View at publisher