

Dynamic Memory Management for Embedded Systems

Personnel: Dr. David Atienza (david.atienza@epfl.ch)

Partners: Computer Architecture and Automation Department (DACYA), UCM, Spain;

VLSI Department, Democritus University, Xanthi, Greece;

Digital Design Technology (DDT) Group, IMEC vzw, Leuven, Belgium.


Keywords: dynamic memory, heap, garbage collection, dynamic data types

Presentation

New multimedia and wireless network applications are interactive and dynamic in nature. Therefore, the minimum/maximum power consumption levels can be significantly different. Also, they include thread-level parallelism, and portable devices run several applications concurrently. All these factors cannot be overlooked to design a low-power system from a memory efficient point of view. In addition, latest embedded systems are implemented using very high-level abstraction languages (e.g. C++ or Java) to achieve platform-dependent modularity, and optimizations are only applied much later, in the final mapping phase. Thus, implementations are usually over-dimensioned in most of the cases and will hence waste cost and power, so the most common solution is to select a cheaper implementation that will occasionally suffer performance problems or not handle dynamic memory and rely on automatic garbage collection mechanisms in Java.

Goal

The goal of this research line is to develop the necessary new methodologies to overcome the aforementioned present design limitations and to suitably implement this highly dynamic new multimedia applications, e.g. MPEG-4 video systems, Quality of Service (QoS) 3D rendering, 3D games, etc., in current embedded and portable consumer devices. Therefore, we refine the systems and applications at different abstraction levels starting from high-level (C++, hardware/software Iava), to the final implementation on embedded devices. Key steps include optimization of the dynamic data types used by the algorithm to interact with the OS and refinement of dynamic memory managers at the OS level.



Publications:

- "Systematic Dynamic Memory Management Design Methodology for Reduced Memory Footprint", David Atienza, Stylianos Mamagkakis, et al., ACM TODAES, March 2006.
- "Energy Characterization of Garbage Collectors for Dynamic Applications on Embedded Systems", Jose Manuel Velasco, David Atienza, et al. Proceedings *PATMOS '05*, pp. 69-78.
- "Memory-Access-Aware Data Structure Transformations for Embedded Sw with Dynamic Data Accesses", E. G.Daylight, David Atienza, et al., *IEEE Trans. on VLSI*, pp.269-280, March 2004.
- "Reducing Memory Fragmentation with Performance-optimized Dynamic Memory Allocators in Network Applications", Stylianos Mamagkakis, Christos Baloukas, David Atienza, et al., Elsevier Computer Communications, to appear in November 2006.