



## FE 263 COINCIDENCE

Triple, Two-Fold, Overlap

(CERN Type N6237)

### Purpose

Three individual twofold coincidences are provided.

Logic pulses are required for coincidence operation, complementary logic pulses for anticoincidence operation.

### General Features

Each input can be activated by a front panel switch.

The output width is equal to the input width or overlap.

The individual sections can be gated by a common gate signal.

### SPECIFICATIONS

#### INPUT (for each individual section)

Number 2

Impedance 50 ohms

Reflections In "ON" State :  $\leq 20\%$  (capacitive)  
In "OFF" State :  $\leq 20\%$  (inductive)

Voltage Logic,  $-800$  mV for coincidence.  
Complementary logic for anti-coincidence.

Width Minimum width or overlap (at minimum input "I" level =  $-600$  mV) to produce outputs  $\leq 2.0$  ns

Maximum D.C.

Maximum rate  $\geq 150$  Mc/s determined by output specifications.

Produced on the basis of documents and drawings designed and developed by the European Organisation for Nuclear Research (CERN) which has no intention of giving, in any case, any guarantee whatsoever regarding the quality or the performances of the items produced.

## OUTPUT (for each individual section)

Number	2 logic 2 complementary
Impedance	High, current source. The unused output of any dual must be terminated, but completely unused duals need not be terminated.
Rise and fall times	Logic : $T_{01} \leq 1.7 \text{ ns}$ , $T_{10} \leq 2.0 \text{ ns}$ Complementary : $T_{10} \leq 1.5 \text{ ns}$ , $T_{01} \leq 2.0 \text{ ns}$
Width	Equal to input width or overlap at minimum input "1" level (–600 mV), with the following tolerances, Logic : –0.5 to +1.0 ns at minimum input "1" (–600 mV) Complementary : +0 to +1.3 ns at maximum input "0" (–200 mV)
Maximum rate	$\geq 150 \text{ Mc/s}$ .
Propagation delay	$7.5 \pm 1.2 \text{ ns}$ (between min. input and output "1")
Feedthrough	for $n-1 \leq  \pm 5  \text{ mV}$

## GATE

Front panel switch controlled. In position "ON" outputs are produced on the application of input signals, without the necessity of a gate signal. In position "GATED" inputs will produce outputs only if the logic level (min. –600 mV) – D.C. or pulse – is present at the gate input.

Impedance	50 ohms
Reflections	$\leq 20\%$
Voltage	Logic, –800 mV for "ON" gating. Complementary logic for "OFF" gating.
Width	Shortest pulse to open or close gate $\leq 2.5 \text{ ns}$ at minimum input "1" level (–600 mV) Minimum overlap with input pulses to produce output of min. output "1" $\leq 2.5 \text{ ns}$ . Maximum D.C.
Maximum Rate	$\geq 125 \text{ Mc/s}$ .
Propagation Delay	Delays of INPUT and GATE are equalized up to input AND-gate.

**POWER CONSUMPTION**    –24 V   410 mA  $\pm$  20 mA    +24 V   180 mA  $\pm$  10 mA

N.B. 1) Rise ( $T_{01}$ ) and fall-times ( $T_{10}$ ) are measured between maximum output "0" (–100 mV) and minimum output "1" (–700 mV)

2) All parameters have been determined with input signals having rise and fall times of 0.7 ns.