Institut de
PHYSIQUE NUCLÉAIRE
Université de Lausanne
Bâtiment des Sciences Physiques
Dorigny,
1015 LAUSANNE

BNC

11 MAI 1982

Pulse Generator Model 8010

INSTRUCTION MANUAL

BERKELEY NUCLEONICS CORPORATION
1198 Tenth St., Berkeley, California 94710 • Phone: (415) 527-1121

CONTENTS

Warranty

Berkeley Nucleonics Corporation warrants all instruments, including component parts, to be free from defects in material and workmanship, under normal use and service for a period of one year. If repairs are required during the warranty period, contact the factory for component replacement or shipping instructions. Include serial number of the instrument. This warranty is void if the unit is repaired or altered by others than those authorized by the Berkeley Nucleonics Corporation.

SECTION 1
SPECIFICATIONS

FREQUENCY	a) 1 Hz to 50 MHz in 8 ranges, continuously adjustable. b) External trigger, 0 Hz to 50 MHz. c) Single cycle by front panel pushbutton.
DELAY	Less than 25 ns to 1 s in 9 ranges, continuously adjustable.
WIDTH	Less than 20 ns to 1 s in 9 ranges, continuously adjustable.
POSITIVE OUTPUT	a) Normal or complement; switch selectable. b) Amplitude: 500 mV to 5 V continuously adjustable into 50 Ω (TTL logic). c) Rise and fall times: 5 ns.
NEGATIVE OUTPUT	a) Amplitude: fixed -0.8 V pulse (NIM logic) into 50 Ω, or -1.5 V with base line offset of -0.5 V into 50 Ω (ECL logic); switch selectable. b) Rise and fall times: 3.5 ns.

. . . continued

DUTY FACTOR	Greater than 50% each output; in complementary pulse mode, duty factors larger than 90% may be attained.
TRIGGER OUT	Positive 1.1V square wave into 50 Ω.
EXTERNAL TRIGGER	Requires positive 1 V, with rate of rise greater than 3 V/ μs.
WAVEFORM DISTORTION	Less than 5% at full amplitude.
EXTERNAL GATE	Synchronous or asynchronous; switch selectable. Requires a positive 1.5 V signal.
SINGLE/DOUBLE PULSE	Switch selectable, minimum double pulse spacing of 20 ns. Pulse separation set by delay controls.
JITTER	Repetition rate, delay, or width, 0.1% +50 ps.
MECHANICAL	Double width AEC module, 2.70" wide by 8.70" high in accordance with TID-20893 (Rev. 3).
WEIGHT	3-1/2 lbs, net; 7 lbs, shipping.
POWER REQUIREMENTS	a) +12 V at 380 mA, -12 V at 100 mA, OR b) +12 V at 80 mA, -12 V at 100 mA, +6 V at 300 mA; Selectable internally. Easily changed by removing side cover and throwing slide switch into either position.

SECTION 2
OPERATING INFORMATION

2.1 INTRODUCTION

To aid in the understanding of the capabilities of the Model 8010 Pulse Generator, this section describes the operation of the controls and connectors present on the Model 8010. This instrument conforms electrically and mechanically to specifications for NIM (nuclear instrument modules) per AEC report TID-20893, Rev. 3.

2.2 FUNCTION OF CONTROLS & CONNECTORS

2.2.1 POWER CONNECTOR

Power is applied to the Model 8010 through this connector. Pin 34 is ground. Pin 16 is +12 V. Pin 17 is -12 V. Pin 10 is +6 V.

2.2.2 POWER SELECT

The Model 8010 may be operated from either ±12 V or ±12 V and +6 V supplies. With only ±12 V supplies, the power requirements are 380 mA for +12 V and 100 mA for -12 V. With ±12 V and +6 V supplies, the requirements are: 80 mA for +12 V, 100 mA for -12 V, and 300 mA for +6 V. The selection of this power option is accomplished by a slide switch mounted on the pc board. In order to operate this slide switch, the right-hand side cover must be removed.

2.2.3 FREQUENCY

This concentric switch and potentiometer combination provides the pulse repetition rate control. The switch selects one of eight internally generated repetition rate ranges or an EXT/S.C. range. With a vernier frequency control mounted concentrically to the range control, a continuous adjustment of the internal rep rate frequency from 1 Hz to 50 MHz is provided. In the EXT/S.C. range, only an EXTERNAL TRIGGER or the SINGLE CYCLE pushbutton will initiate a pulse cycle.

2.2.4 EXTERNAL TRIGGER AND SINGLE CYCLE

With the FREQ switch in the EXT/S.C. position, an EXTERNAL TRIGGER signal or SINGLE CYCLE pushbutton will start a pulse cycle. A single pulse cycle is initiated by the depression of the SINGLE CYCLE pushbutton on the front panel.

The Model 8010 can be externally triggered from 0 Hz to 50 MHz via signals at the EXT TRIG connector. Signals should be at least +1 V, with a rate of rise less than 3 V/μs. The input impedance at the EXT TRIG connector is 50 Ω.

2.2.5 GATE-SYNCHRONOUS/ASYNCHRONOUS

With proper signals into the EXT GATE connector, output and trigger signals can be gated on and off. A low level or short circuit at the EXT GATE connector results in no output or trigger pulses present at their respective connectors. An open circuit or a signal greater than +1.5 V at the EXT GATE connector results in the proper trigger and output pulses at their respective connectors.

The SYNC/ASYNC toggle determines whether the gated outputs and triggers will be synchronized with the gating waveform. In the SYNC mode, the internal clock is enabled by the

gating signal. The output pulse train begins with the gate signal. For fixed width gate signals, a constant number of outputs will be gated on for a given internal frequency.

In ASYNC mode, the internal clock free runs and the signals from the clock are gated. Thus, the beginning of the gate may occur before, during, or after the occurrence of an output pulse.

Gate signals will gate SINGLE CYCLE, internal FREQUENCY, and EXTERNAL TRIGGER signals. The gate will operate in ASYNC mode on any of these trigger sources. In SYNC mode, the gate will operate on SINGLE CYCLE or internal FREQUENCY signals.

2.2.6 TRIG OUT

This connector provides a trigger signal to which pulse delays are referenced. The 50% point of the positive sloped edge is the zero delay point. The trigger level is about +1 V into 50 Ω. The TRIGGER OUT circuitry is a current source of about 20 mA that will saturate into high impedances at a level of about +4.5 V. A 50 Ω load should be used when working with narrow delays. With an internal clock, the output is a square wave. In the EXT/S.C. mode, if an EXTERNAL TRIGGER is applied, the TRIGGER OUT follows the EXTERNAL TRIGGER width; if the S.C. pushbutton is pressed, the TRIGGER OUT is 70 ns wide.

2.2.7 DELAY

This concentric switch/potentiometer control determines the delay between the leading edge of the trigger signal and the leading edge of the output pulse. Together with the nine coarse ranges, the vernier control provides for continuous adjustment of delays from 25 ns to 1 s.

2.2.8 WIDTH

This concentric switch/potentiometer combination controls the width of both output pulses. The output pulse begins at the end of the delay time and ends after a time determined by the WIDTH controls. The nine coarse ranges, together with the vernier control, provide for a continuous width adjustment from 20 ns to 1 s.

2.2.9 SINGLE PULSE/DOUBLE PULSE

The S.P./D.P. toggle switch selects single pulse or double pulse operation. In the SINGLE PULSE mode, the output pulse starts after the DELAY time and lasts for a duration determined by the WIDTH controls.

In the DOUBLE PULSE mode, two pulses occur: one starts at essentially zero delay (at the positive slope of the trigger signal) and lasts for a duration set by the WIDTH controls; the other pulse occurs after the delay time for a duration set by the WIDTH controls. In the DOUBLE PULSE mode, the spacing between the two pulses is determined by the DELAY setting, and the width of both pulses is determined by the WIDTH controls. In the DOUBLE PULSE mode, both the width and the delay should be at least 20 ns for proper operation.

2.2.10 NEG OUT

The .8 V/1.5 V toggle switch allows the selection of one of two forms of negative outputs. With the toggle switch at .8 V, a fixed -0.8 V pulse into 50 Ω from a 0 V base line is selected. This is the standard fast NIM logic.

With the toggle switch in the 1.5 V position, ECL compatible logic levels into 50 Ω are available. The base line is -0.5 V, and the pulse top is -1.5 V.

2.2.11 POS OUT

The positive output connector and controls provide an adjustable positive output level with NORMAL or COMPLEMENTARY pulse operation. An AMPLITUDE control allows the pulse top level to vary from +0.5 V to +5 V. The AMPLITUDE control is an attenuator that should operate into 50 Ω in order to provide the 10:1 amplitude control.

A NORM/COMPL toggle switch provides either NORMAL or COMPLEMENTARY pulse operation. In the NORMAL pulse mode, the output pulse is at a high level for the duration of the pulse width and has a base line of about 0 V. In the COMPLEMENTARY mode, the pulse is near 0 V for the duration of the pulse width and at the adjustable high level at all other times. In the COMPLEMENTARY mode, duty factors larger than 90% can be obtained.

SECTION 3
THEORY OF OPERATION

3.1 INTRODUCTION

This section of the manual contains the description of the circuitry in the Model 8010 Pulse Generator. A complete block diagram, located in Section 5 of this manual, shows the overall relationships of the various circuits. A description of the block diagram is given below in paragraph 3.2. Detailed circuit description is given later in paragraph 3.3.

3.2 BLOCK DIAGRAM

3.2.1 GENERAL

The timing relationships of the Model 8010 are determined by the trigger sources, a delay one-shot and a width one-shot. A trigger source, which may be the internal frequency oscillator, an external trigger, or the single cycle pushbutton, triggers the delay one-shot. After the delay has been completed, the width one-shot period starts to mark the beginning of the pulse; the end of the width one-shot period marks the end of the pulse. The output from the width one-shot is amplified by positive and negative amplifiers and presented at the respective output connectors.

3.2.2 FREQUENCY OSCILLATOR

The Frequency Oscillator provides the internal clock pulses that initiate pulse cycles. The frequency range and vernier controls determine the frequency of this internal clock. In the EXT/S.C. range, the Frequency Oscillator is disabled and acts as an amplifier for pulses from the SINGLE CYCLE pushbutton. In the SYNCHRONOUS GATE mode, the Frequency Oscillator is enabled by the gate signals.

3.2.3 FREQUENCY AMPLIFIER

The Frequency Amplifier acts as an amplifier for signals from the Frequency Oscillator and accepts signals from the External Trigger Buffer. The signals from the Frequency Oscillator and the External Trigger Buffer are OR'ed at the Frequency Amplifier and presented to the Trigger Amplifier. In the ASYNCHRONOUS GATE mode, a gate input allows signals to leave the Frequency Amplifier.

3.2.4 GATE BUFFER

The Gate Buffer amplifies the signals from the EXT GATE connector and presents them to either the Frequency Oscillator or the Frequency Amplifier. The SYNC/ASYNC toggle switch determines whether the Frequency Amplifier or the Frequency Oscillator receives the signal from the Gate Buffer. A gate signal into either the Frequency Oscillator or Frequency Amplifier allows signals to leave that particular block.

3.2.5 EXTERNAL TRIGGER BUFFER

The External Trigger Buffer amplifies signals from the EXT TRIG connector and transmits the signal to the Frequency Amplifier.

3.2.6 TRIGGER AMPLIFIER

The Trigger Amplifier amplifies the signal from the Frequency Amplifier and presents it at the TRIG OUT connector. Another output from the Trigger Amplifier triggers the Delay One-Shot.

3.2.7 DELAY ONE-SHOT

The Delay One-Shot is a monostable multivibrator whose one-shot period is controlled by the DELAY range and vernier controls. The Delay One-Shot is triggered by the Trigger Amplifier to start the delay cycle. At the end of the Delay One-Shot period, the Double Pulse Circuitry is triggered.

3.2.8 DOUBLE PULSE CIRCUITRY

The Double Pulse Circuitry provides the triggering for the Width One-Shot. The D. P. /S. P. toggle switch determines whether a signal marking the end of the Delay One-Shot period or signals marking both the beginning and end of the Delay One-Shot period are sent to the Width One-Shot.

3.2.9 WIDTH ONE-SHOT

The Width One-Shot is a monostable multivibrator whose one-shot period determines the WIDTH of the output pulse. The WIDTH range and vernier controls determine the length of the one-shot period. The output of the Width One-Shot then enters the Output Driver.

3.2.10 OUTPUT DRIVER

The Output Driver amplifies the signal from the Width One-Shot to drive both the Positive and Negative Amplifiers. This acts as a buffer stage between the Width One-Shot and the output amplifiers.

3.2.11 NEGATIVE AMPLIFIER

The output from the Output Driver is amplified by the negative amplifier, and the signal is presented at the NEG OUT connector. The .8 V / 1.5 V toggle selects whether the output levels will be NIM or ECL levels.

3.2.12 POSITIVE AMPLIFIER

The Positive Amplifier amplifies the signal from the Output Driver and presents a fixed amplitude signal to the Amplitude Control. The NORM / COMPL toggle switch determines whether the normal positive pulse signal or the complementary positive pulse signal enters the Amplitude Control.

3.2.13 AMPLITUDE CONTROL

The Amplitude Control attenuates the signal from the Positive Amplifier. This attenuator is designed to work into 50 Ω and presents a pulse at the POS OUT connector.

3.3 CIRCUIT DESCRIPTION

(Refer to Schematic 8010-1 in Section 5.)

3.3.1 FREQUENCY OSCILLATOR

IC1, a dual four-input ECL clock driver, forms an astable multivibrator that is the Frequency Oscillator. The multivibrator period is determined by a range capacitor and the position of fine frequency potentiometer, R5. The output of the multivibrator at Pin 13 of IC1 is sent to the Frequency Amplifier. Note that the ECL supplies are +5.2 V and ground. The positive supply level is established by the drop across R56 from the +6 V supply.

To understand the operation of the Frequency Oscillator, assume that Pin 6 has just gone high. This will cause Pin 8 to go low, forcing Pin 5 of IC1 lower. The voltage across the range capacitor cannot change instantaneously when Pin 8 of IC1 goes low. Pin 6 of IC1 is high and the range capacitor will charge positively through R2, R3 and R5. When Pin 5 is sufficiently positive to cause Pin 6 to go low, Pin 8 will go high causing Pin 5 to move even higher. The range capacitor now discharges

negatively through R5. When Pin 5 is sufficiently low, Pin 6 will move high, and thus we begin another clock cycle.

In the EXT/S. C. range position, Pin 1 of IC1 is connected to Pin 3 of IC1 via R6. This connection forces the gates of IC1 into a stable state that is changed only during depression of the SINGLE CYCLE pushbutton. The stable state occurs as the high level at Pin 1 is fed back to Pin 3. This keeps the level at Pin 1 high until the SINGLE CYCLE pushbutton is depressed to force Pin 3 low. In the stable state Pin 6 is low, keeping Pin 8 high and Pin 13 low. Pin 5 is low since Pin 6 is low and no current can flow through feedback resistors R2, R3, and R5. When the SINGLE CYCLE pushbutton is depressed, Pin 3 is momentarily shorted to ground through C1 and Pin 6 is moved positively. This results in a momentarily positive pulse that is transmitted to the Frequency Amplifier. Pin 8 moves low to switch Pin 5 to a low level. Pin 5 starts to move positively as C3 is charged through R2, R3 and R5 from Pin 6. The gates revert back to their stable state. C1, which received some of the charge from C9 during depressing of the SINGLE CYCLE pushbutton, now discharges through R1, and the gates are ready for another single cycle.

With Pin 10 of IC1 low, the Frequency Oscillator operates properly as a single cycle amplifier or an astable multivibrator. The low level at Pin 10 has no control on the outputs at Pin 13 and Pin 8.

However, if Pin 10 were high, IC1 would cease to function as an astable multivibrator or a single cycle amplifier because Pin 13 would always be high and Pin 8 always low. We shall later see that the Gate Buffer, in SYNCHRONOUS mode, starts and stops the operation of the Frequency Oscillator at Pin 10.

3.3.2 FREQUENCY AMPLIFIER, GATE BUFFER, AND EXTERNAL TRIGGER BUFFER

There are three inputs into the Frequency Amplifier, one of the ECL gates in IC2. The inputs come from the Frequency Oscillator, the External Trigger Buffer, and the Gate Buffer. With the signals from the External Trigger Buffer and the Gate Buffer both low, the output of the Frequency Amplifier at Pins 6 and 1 are controlled by the Frequency Oscillator.

In the EXT/S. C. range, Pin 2 of IC2 is held at a high level by Pin 1 of IC1 via R8. With a low level or open circuit at the EXT TRIG connector, Q4, part of the External Trigger Buffer, remains off. D4 clamps the emitter of Q4 at approximately 300 mV below ground, and an open circuit or low level at the EXT TRIG connector is not sufficient to turn on Q4. Hence, Pin 2 of IC2 remains at a high level, keeping Pin 1 of IC2 high and Pin 6 of IC2 low. When a positive-going waveform turns on Q4, Pin 2 of IC2 will move low causing Pin 6 to move high and Pin 1 to move low. This state continues as long as the input signal keeps Q4 on. This output is transmitted to the Trigger Amplifier.

The Frequency Amplifier supplies signals to the Trigger Amplifier only when Pin 5 of IC2 is low. Pin 5 receives the signal from the Gate Buffer. In the ASYNC gate mode, if Pin 5 were high, the inputs at Pins 3 and 2 of IC2 have no effect on the outputs at Pins 6 and 1, and no signals are transmitted to the Trigger Amplifier.

With a high level or open circuit at the EXT GATE connector, Q3, the Gate Buffer is saturated resulting in a low level at its collector. This low level is transmitted via the SYNC/ASYNC toggle switch to either the Frequency Oscillator or the Frequency Amplifier. In both

cases the low level allows the Frequency Oscillator or the Frequency Amplifier to operate properly. If a low level is present at the EXT GATE connector, D1 conducts most of the current from R10 to keep Q3 off. This results in a high level at the collector of Q3 to disable either the Frequency Oscillator or the Frequency Amplifier. D2 clamps the emitter of Q3 at a diode drop below ground.

3.3.3 TRIGGER AMPLIFIER

When Pin 6 of IC2 moves high and Pin 1 of IC2 moves low, the Trigger Amplifier, Q5 and Q6, triggers the Delay One-Shot and presents a signal at the TRIG OUT connector. Q5 and Q6 is an emitter-coupled current mode pair. With Pin 1 of IC2 moving low and Pin 6 of IC2 moving high, Q5 is turned off and Q6 turned on. This results in a positive-going pulse at the collector of Q6 and a negative-going pulse at the collector of Q5. The transitions at the collector of Q5 are differentiated by L1 and R22 with only the negative spikes being transmitted by D8. Note that, in order to effect the required transitions at the inputs of the Trigger Amplifier, the Single Cycle circuit must recover to its stable state.

3.3.4 DELAY ONE-SHOT

The Delay One-Shot is comprised of Q8 and Q7. The stable state is with both Q7 and Q8 on, each supplying base current to the other. The negative-going pulse from the Trigger Amplifier to the base of Q8 will turn Q8 off. As Q8 turns off, Q7 will turn off, increasing the turn-off rate for Q8. The base of Q7 is now at a level determined by R61, the Delay vernier control. When one of the range capacitors, C12 through C19, charges sufficiently positive through R24 such that the emitter of Q7 is approximately one diode drop above its base, Q7 will start to turn on. This turns on Q8, which in turn turns Q7 on harder, and the one-shot reverts back to its stable state. As Q7 turns on, the range capacitor is discharged through D5 and R23. D6 prevents Q7 from saturating in the stable state. The output of the Delay One-Shot is a positive pulse at the collector of Q8 for the duration of the one-shot period.

3.3.5 DOUBLE PULSE CIRCUITRY

The Double Pulse Circuitry consists of part of IC2, Q9, Q10 and Q11. The signal at the collector of Q8 is converted into a differential signal by IC2, which drives emitter-coupled current mode pair, Q9, Q10. For the duration of the Delay One-Shot period, Q10 is on and Q9 is off. At the end of the Delay One-Shot period, Q10 turns off resulting in a negative pulse at its collector. This is transferred via D9 to the input of the Width One-Shot.

In the SINGLE PULSE mode, the signal at the collector of Q9 has no effect on the Width One-Shot, since Q11 is held off through the S.P./D.P. toggle switch.

In the DOUBLE PULSE mode, Q11 is turned on so that a negative-going spike at the collector of Q11 is transmitted via D10 to the Width One-Shot. With Q11 saturated, the collector of Q11 will move negatively only when the emitter of Q11 moves negatively. This occurs at the start of the Delay One-Shot when Q9 turns off.

Thus, in DOUBLE PULSE mode, negative spikes are transmitted to the Width One-Shot at the beginning of the Delay One-Shot period and at the end of the Delay One-Shot period. In the SINGLE PULSE mode, a negative spike is transmitted to the Width One-Shot only after the Delay One-Shot period.

3.3.6 WIDTH ONE-SHOT

The Width One-Shot functions in the same manner as did the Delay One-Shot. Again, a positive pulse at the output of the Width One-Shot, the collector of Q13, denotes the Width One-Shot period.

3.3.7 OUTPUT DRIVER

The Output Driver is an emitter-coupled current mode pair, Q14 and Q15, that is driven single-endedly by the signal from the Width One-Shot. Threshold is determined by the resistive voltage divider at the base of Q15. During the Width One-Shot period, Q14 turns on and Q15 off. L6 and L7 serve as peaking inductors to decrease the transition times at the outputs. The signals at the collectors of Q14 and Q15 are then transmitted to the Positive and Negative Amplifiers.

3.3.8 POSITIVE AMPLIFIER

The Positive Amplifier consists of Q16A, Q16B, Q17A and Q17B. The positive-going signal at the collector of Q15 is buffered by emitter followers Q16A and Q16B, connected in parallel, and sent to the Amplitude Control when the COMPL/NORM toggle switch is in the NORM position. The negative-going signal at the collector of Q14 is buffered by emitter followers Q17A and Q17B and is sent to the Amplitude Control when the toggle switch is in the COMPL position. The signal that is not sent to the Amplitude Control is loaded by R16 to provide a constant current drain from the +6 V supply.

3.3.9 AMPLITUDE CONTROL

The signal from the Positive Amplifier enters the Amplitude Control via the COMP/NORM toggle switch. The Amplitude Control is a bridged-T attenuator designed to operate into a 50 Ω load. In the maximum amplitude position, the signal from the selected paralleled emitter followers is transmitted directly to the POS OUT connector via a shorted R55. In the minimum amplitude position, the signal from the selected emitter followers is attenuated by R55 in series with the parallel equivalence of R54 and the load.

3.3.10 NEGATIVE AMPLIFIER

The Negative Amplifier consists of Q18 through Q20. Q20 is an emitter follower that drives the base of Q18, part of an emitter-coupled current mode pair. The other half of that pair, Q19, drives the load at the NEG OUT connector. The negative-going signal at the collector of Q14 causes Q18 to turn on and Q19 off. When Q19 turns off, the output level is determined by a resistor divider formed by the load, R51, and a resistor selected by the .8 V/1.5 V toggle switch. When Q19 turns on, the current from the collector of Q19 is such that the output returns to the desired base line level.

3.3.11 POWER

A -6 V supply is formed by series diode, D15, from the -12 V supply. When the POWER SELECT slide switch is in the ±12 V position, R70 is placed in series with a +12 V supply. The drop across R70 from the +12 V supply forms the +6 V supply. The bulk of the current supplied by the +6 V supply is constant through the use of current mode pairs and constant output load conditions. When a +6 V supply is provided externally, R70 is switched out of the circuit.

SECTION 4
MAINTENANCE

4.1 GENERAL

This section of the manual contains calibration and trouble-shooting information. The Model 8010 requires little maintenance and calibration is minimal.

4.2 CALIBRATION

There are five internal adjustments in the Model 8010. Three of these adjustments are concerned with the frequency oscillator; the other two with the output pulse.

The Frequency Oscillator adjustment consists of C32, C33 and R3.

R3 and C32 are adjusted so that, in the 50 MHz range, the FREQ potentiometer in the MAX position causes the FREQ to just exceed 50 MHz.

Adjust C33 so that there is overlap from the 10 MHz range into the two adjacent ranges. Readjust R3 if necessary.

The remaining adjustments are concerned with the output waveform. Adjust R46 so that the negative output has a 0 V base line into 50 Ω in the .8 V (NIM) switch position.

R68 adjusts the amount of drive to the output amplifiers. Increasing the drive decreases the transition times, but increases the waveform distortion. Too little drive results in transition times that are too slow. R68 is adjusted to obtain the best compromise between waveform distortion and transition time speed. Do not allow the base line of the positive pulse to move above ground.

4.3 TROUBLE-SHOOTING

A thorough understanding of the block diagram aids in isolating the area of the trouble. By probing at the inputs and outputs of the various blocks, the area of trouble is quickly located. Start from the faulty block.

SECTION 5
PARTS LIST AND SCHEMATIC

ABBREVIATIONS

cer	ceramic			pos	positions
comp	composition carbon	M	megohm	sel	selected value
elec	electrolytic, metal case	m	milli	tan	tantalum
mic	mica	MF	metal film	V	working volts DC
myl	mylar	μH	microhenry	var	variable
K	kilohm	μF	microfarad	W	watts
KV	kilovolt	pF	picofarad	ww	wirewound

NOTE

The last number after each part description is the BERKELEY NUCLEONICS part number for re-ordering.

CAPACITORS

C1	0.01 μF	cer	
C2	350 μF	elec	
C3	33 μF	elec	
C4	3.3 μF	elec	
C5	0.33 μF	myl	
C6	0.033 μF	myl	
C7	0.0033 μF	myl	
C8	25 pF	mic	
C9	0.01 μF	cer	
C10	0.47 μF	cer	
C11	0.47 μF	cer	
C12	2 x 350 μF	elec	
C13	100 μF	elec	
C14	10 μF	elec	
C15	1 μF	elec	
C16	0.1 μF	myl	
C17	0.01 μF	myl	
C18	0.001 μF	myl	
C19	100 pF	mic	
C20	680 pF	mic	
C21	2 x 350 μF	elec	
C22	100 μF	elec	
C23	10 μF	elec	
C24	1 μF	elec	
C25	0.1 μF	myl	
C26	0.01 μF	myl	
C27	0.001 μF	myl	
C28	100 pF	mic	
C29	0.01 μF	cer	
C30	33 pF	mic	
C31	470 pF	mic	
C32	2.7 pF-20 pF	cer	
C33	4.5 pF-50 pF	cer	
C34	680 pF	mic	
C35	0.05 μF	cer	
C36	0.01 μF	cer	
C37	25 pF	cer	
C38	33 pF	cer	
C39	180 pF	mic	
C40	0.01 μF	cer	
C41	0.47 μF	cer	
C42	100 μF	elec	

DIODES

D1	1N4152
D2	1N270
D3	1N4152
D4	1N270
D5	1N270
D6	1N4152
D7	1N270
D8	1N4152
D9	1N4152
D10	1N4152
D11	1N270
D12	1N270
D13	1N4152
D14	1N4152
D15	1N5234A
D16	1N4152
D17	1N4152

INDUCTORS

L1	1 μH
L2	0.47 μH
L3	0.33 μH
L4	0.33 μH
L5	0.15 μH
L6	0.68 μH
L7	0.47 μH
L8	See schematic
L9	See schematic
L10	0.22 μH
L11	0.33 μH

INTEGRATED CIRCUITS

IC1	MC1023P
IC2	MC1023P

TRANSISTORS

Q3	2N2369
Q4	2N2369
Q5	2N3640
Q6	2N3640
Q7	2N3640
Q8	2N2369
Q9	2N3640
Q10	2N3640
Q11	2N2369
Q12	2N3640
Q13	2N2369
Q14	2N2369
Q15	2N2369
Q16A	2N2369
Q16B	2N2369
Q17A	2N2369
Q17B	2N2369
Q18	2N3640
Q19	2N3640
Q20	2N3640

RESISTORS

R1	100 K	comp	1/2 W
R2	47 Ω	comp	1/2 W
R3	100 Ω	pot	
R5	2 K	pot	
R6	560 Ω	comp	1/2 W
R7	330 Ω	comp	1/2 W
R8	220 Ω	comp	1/2 W
R9	2.2 K	comp	1/2 W
R10	470 Ω	comp	1/2 W
R11	220 Ω	comp	1/2 W
R12	1.8 K	comp	1/2 W
R13	1 K	comp	1/2 W
R14	220 Ω	comp	1/2 W
R15	2.2 K	comp	1/2 W
R16	1.2 K	comp	1/2 W
R17	56 Ω	comp	1/2 W
R18	100 Ω	comp	1/2 W
R19	1.2 K	comp	1/2 W
R20	330 Ω	comp	1/2 W
R22	430 Ω	comp	1/2 W

. . . continued

RESISTORS (continued)

R23	27 Ω	comp	1/2 W
R24	2.2 K	comp	1/2 W
R25	390 Ω	comp	1/2 W
R26	2.2 K	comp	1/2 W
R27	330 Ω	comp	1/2 W
R28	3.3 K	comp	1/2 W
R29	270 Ω	comp	1/2 W
R30	360 Ω	comp	1/2 W
R31	22 Ω	comp	1/2 W
R32	2.2 K	comp	1/2 W
R33	2.2 K	comp	1/2 W
R34	220 Ω	comp	1/2 W
R35	220 Ω	comp	1/2 W
R36	1.8 K	comp	1/2 W
R37	390 Ω	comp	1/2 W
R38	1.2 K	comp	1/2 W
R39	3 K	comp	1/2 W
R40	220 Ω	comp	1/2 W
R41	220 Ω	comp	1/2 W
R42	220 Ω	comp	1/2 W
R43	3.9 K	comp	1/2 W
R44	1 K	comp	1/2 W
R45	1.2 K	comp	1/2 W
R46	200 Ω	pot	
R47	82 Ω	comp	1/2 W
R48	1 K	comp	1/2 W
R49	51 Ω	comp	1/2 W
R50	390 Ω	comp	1/2 W
R51	150 Ω	comp	1/2 W
R52	500 Ω	pot	
R53	51 Ω	comp	1 W
R54	51 Ω	comp	1 W
R55	500 Ω	pot	
R56	10 Ω	comp	1/2 W
R57	10 Ω	comp	1/2 W
R58	2.2 K	comp	1/2 W
R59	270 Ω	comp	1/2 W
R60	180 Ω	comp	1/2 W
R61	2 K	pot	
R62	2 K	pot	
R63	2.2 K	comp	1/2 W
R64	270 Ω	comp	1/2 W
R65	180 Ω	comp	1/2 W
R66	51 Ω	comp	1 W
R67	2.2 K	comp	1/2 W
R68	200 Ω	pot	
R69	470 Ω	comp	1/2 W
R70	18 Ω	ww 1%	3 W
R71	51 Ω	comp	1/2 W
R72	20 Ω	comp	1/2 W
R73	27 Ω	comp	1/2 W
R74	27 Ω	comp	1/2 W
R75	27 Ω	comp	1/2 W
R76	27 Ω	comp	1/2 W
R77	33 Ω	comp	1/2 W
R78	33 Ω	comp	1/2 W
R79	910 Ω	comp	1/2 W
R80	330 Ω	comp	1/2 W
R81	51 Ω	comp	1/2 W
R82	51 Ω	comp	1/2 W



BLOCK DIAGRAM MODEL 8010

REV. LTR	DATE	REVISION
A	15MAY72	CHANGE: C7 TO .0033μF, C6 TO .033μF, C5 TO .33μF, C4 TO 3.3μF, C3 TO 33μF, C2 TO 350μF. PER. ADD: R79, 910Ω, & R80, 330Ω. ECO 72-004
B	14 NOV 78	REVISED PER. ECO: 78-018, 77-003, 75-024, 75-016, 75-015, 72-008, 72-004, 78-021

FREQ. OSCILLATOR

SINGLE CYCLE
S1
R3 100
TP-E
FINE FREQ R5 2K
TP-F
R2 47
TP C
TP D
R1 100K
C1 .01μF
TP-A
TP-B
C32, 2.7pF-20pF
R6 560
TP-G
R7 330
C9 .01μF
TP H
S2
EXT/S.C.
10 Hz
100 Hz
1 KHz
10 KHz
100 KHz
1 MHz
10 MHz
50 MHz
C2, 350μF
C3, 33μF
C4, 3.3μF
C5, .33μF
C6, .033μF
C7, .0033μF
C8, 25pF
C33 4.5-50pF
C34 180pF
FREQUENCY
1/2 MC1023
IC-1
L9
SEE NOTE 3
L8
+6V
RS6 10
RS7 10
C10 .47μF
TO PIN 14 OF IC-1
TO PIN 14 OF IC-2
R15 2.2K
R58 2.2K
S3
SYNC
ASYNC
R8 220
R9 2.2K
R10 470
R14 220
R13 1K
R11 220
TP-J
D1
TP-JJ
R12 1.8K
2N
Q3
C35 .05μF
-12V
D2
R16 1.2K
EXT GATE
EXT TRIG
AMP 2025515-3
R18 100
TP-M
TP MM
R17 56
Q4
D3
R19 1.2K
D4
16
17
10
3.4
R70 18, 3W, WIRE WOUND
+12V
-12V
±12V, +6V
D15 IN5234B
S-9
±12 V
+6V
-6V

TRIG OUT SWITCH

+12
R20 330
L1 1μH
R22 430
1/2 MC1023
IC-2
RB1 51
RB2 51
Q5
Q6
D16
D17
TP-N
TP-NN
TRIG OUT

NOTES:
1. ALL RESISTORS ARE 1/2 WATT, UNLESS OTHERWISE NOTED.
2. ALL UNUSED INPUTS ON IC-1,2 ARE GROUNDED.
3. TEN TURNS #20 OR #22 ON 768T188/382A CORE.
4. ALL NPN TRANSISTORS ARE 2N2369.
5. PNP TRANSISTORS ARE 2N3640.

SYMBOLS:
1. TWISTED PAIR.
2. GERMANIUM DIODE IN270.
3. SILICON DIODE IN4152.
4. TP IS A TIE POINT.
5. * FACTORY SELECT.

DELAY ONE-SHOT

+12V
+6V
R24 2.2K
FINE DELAY
TP-QQ
R61 2K
R27 330
L2 .47μH
R23, 27
TP-Q
R26 2.2K
D5
D6
Q7
5 TURNS RG-174 ON 768T188/3E2A CORE
DELAY
1 s
C12, 2X350μF
S4
TP
C13, 100μF
100Ms
C14, 10μF
10Ms
1 Ms
C15, 1μF
C16, .1μF
100μS
C17, .01μF
R71, 51
10 μS
C18, .001μF
R72, 20
1 μS
C19, 100pF
R73, 27
.1 μS
.03μS
IC-2
1/2 MC1023
Q8
R28 3.3K
R59 270
R60 180
D7
R80 330
TP-T
L10, .22μH
R25 390
D8
R79 910
S5
-12V
TP-R
+6V
TP-S
SINGLE PULSE
DOUBLE PULSE

DOUBLE PULSE CIRCUITRY

+12V
R29 270
Q9
Q10
Q11
R36 1.8K
L3 .33μH
R35 220

WIDTH ONE-SHOT

+12V
+6V
FINE WIDTH
TP-UU
R32 2.2K
R62 2K
R34 220
TP-EE
R31, 2.2
D11
R33 2.2K
L5 .15μH
5 TURNS RG-174 ON 768T188/3E2A CORE
WIDTH
1 s
C21, 2X 350 μF
S6
TP
C22, 100μF
100 Ms
C23, 10μF
10 Ms
C24, 1μF
1 Ms
C25, .1μF
100 μS
C26, .01μF
R74, 27
10 μS
C27, .001μF
R75, 27
1 μS
C28, 100pF
R76, 27
.1 μS
.03 μS
Q12
D13
Q13
R64 270
R65 180
D12
L11 .33μH
R37 390
D9
D10

OUTPUT DRIVER

+12V
+6V
R40 220
R41 220
R67 2.2K
R63 22K
L6 .68μH
L7 .47μH
C30 33pF
R38 1.2K
C34 680pF
Q14
Q15
R39 3K
R42 220
R43 3.9K
R68 200
-12V
R44 1K
C31 470pF
Q20
R49 51
.8
1.5
R69 470
Q18
Q19
TP Y
TP Z
D14
C36 .01μF
C29 .01μF
-6V
R46 200
R45 1.2K
R47 82
C40 .01
C20 680pF
R48 1K
Q16A
Q16B
Q17A
Q17B
C41 .47μF
C42 100μF
R55 500
AMPLITUDE
R53 51, 1W
R54 51, 1W
R52 500
COMPL
S8
NORM
TP-W
TP-V
R66 51, 1W
C11 47μF
POS. OUT
*C38 33 pF
*R78 33
R50 390
*R77 33
*C37 25pF
R51 150
NEG. OUT
TERMINATE INTO 50Ω

OUTPUT CIRCUITRY

BNC BERKELEY NUCLEONICS CORP.
1198 TENTH ST., BERKELEY, CA 94710

SCALE:	APPROVED BY:	DRAWN BY JLW
DATE: SEP 8, 1971	MB	REVISED 11-14-78

PULSE GENERATOR MODEL 8010

8010 P.C. BOARD — DRAWING NUMBER 8010-1B