A Compact Non-Quasi-Static Extension of a Charge-Based MOS Model

Alain-Serge Porret, Jean-Michel Sallese, and Christian C. Enz, Member, IEEE

Abstract—This paper presents a new and simple compact model for the intrinsic metal oxide semiconductor (MOS) transistor, which accurately takes into account the non quasistatic (NQS) effects. This is done without any additional assumption or simplification than those required in the derivation of the classical description of the MOS channel charge. Moreover, the model is valid from weak to strong inversion and nonsaturation to saturation.

The theoretical results are in very good agreement with measured data performed on devices of various channel length, from 300 μ m down to 0.5 μ m, and in various modes of operation.

Index Terms—Charge-sheet model, compact modeling, EKV model, MOS transistor modeling, non-quasi-static (NQS).

I. INTRODUCTION

LTHOUGH the small-signal non quasistatic (NQS) regime of the intrinsic metal oxide semiconductor (MOS) transistor has already been investigated in several papers [1]–[10], these descriptions are often mathematically cumbersome, so that they give little insight to the circuit designers. Moreover, the operating frequency of most high frequency circuits is forced in a range where NQS effects are almost negligible ($\ll f_T$) by the capacitive load of the active devices. However, when an inductive load tunes out the capacitance at some nodes, NQS effects might be the limiting factor. Also, the PMOS biasing current sources of RF circuits might easily suffer from these effects because of the lower mobility of holes. Finally, low frequency circuits sometimes require extremely long devices, like 100 μ m, exhibiting an NQS cutoff frequency much lower than 1 MHz.

If the NQS regime must be checked for, a well known, but crude, first-order approximation can be used [11], [12]. However, there is no fundamental reason for banning devices operating in this mode, provided that they have not to be active at high frequency. The goal of this paper is therefore to provide a simple model to accurately predict the small signal behavior of a MOS transistor at any frequency.

A. DC Model

This work is based on a charge-based description of the MOS transistor as was first proposed by D. E. Ward in [13]. Such

Manuscript received August 25, 2000; revised March 19, 2001. The review of this paper was arranged by Editor A. Marshak.

A.-S. Porret is with UKOM, Inc., San Jose, CA 95114 USA.

J.-M. Sallese is with the Electronics Laboratory, Swiss Federal Institute of Technology (EPFL), Lausanne CH-1015, Switzerland.

C. C. Enz is with the Swiss Center for Electronics and Microtechnology (CSEM), Neuchâtel CH-2007, Switzerland.

Publisher Item Identifier S 0018-9383(01)05727-6.

a description is for example used in the EKV compact model [14]. It has the advantage of being physically based and provide simple analytical formulations for long channel devices which are valid in all modes of operation.

In the context of charge-based models, the drain current I is written as the difference between a forward component I_F , which is solely dependent on the local charge density at the source, and a reverse component I_R , which depends only on the drain charge. Strictly speaking, this partitioning is only valid when the mobility can be assumed constant along the channel, i.e., at low electrical fields. However, mobility reduction due to the vertical field can be taken into account by decreasing the mobility globally. Also, velocity saturation can be dealt with by dividing the channel into two sections, one with a constant mobility and another where carriers travel at saturation velocity [15], [16].

The states of charge inversion at the source and drain are described by the variables χ_f and χ_r , respectively, which have no direct physical meaning and are unitless. χ_f and χ_r tend toward 1/2 in weak inversion and increase proportionally with the local charge densities at the source (χ_f) or drain (χ_r) in strong inversion. The equations¹ linking these intermediate variables to the voltages applied at the transistor terminals are then, from [14], [17], or [18]

$$\frac{V_{\rm G} - V_{\rm T0} - nV_{\rm S(D)}}{nU_T} = 2\chi_{f(r)} - 1 + \ln\left(\chi_{f(r)} - \frac{1}{2}\right) \quad (1)$$

where

 $V_{\rm S}, V_{\rm D}$, and $V_{\rm G}$ the source, drain, and gate voltages referred to the bulk;

- $V_{\rm T0}$ threshold voltage at $V_{\rm S}=0;$ $U_T=k_BT/q_{\rm e}$ thermodynamic voltage;
- n transistor slope factor due to the body effect (see [11] and [14] for an expression of this parameter, or [19] if polysilicon depletion is not negligible in the gate).

With χ_f and χ_r given, the dc current becomes simply

$$I_{F(R)} = I_{\rm S} \cdot \left(\chi_{f(r)}^2 - \frac{1}{4}\right), \quad I = I_{\rm S} \cdot \left(\chi_f^2 - \chi_r^2\right) \quad (2)$$

with
$$I_{\rm S} = 2n \cdot \mu C'_{\rm OX} \cdot U_T^2 \cdot \frac{W_{\rm eff}}{L_{\rm eff}}$$
 (3)

where

$W_{\rm eff}$ and $L_{\rm eff}$ effective width and length of the device, including channel length modulation (CLM);

¹To avoid any unnecessary repetition, only the expressions related to the source will be given. Use subscripts in bracket to get the expressions corresponding to the drain



Fig. 1. Small signal NQS equivalent circuit.

$$\begin{array}{c} C'_{\rm OX} & \mbox{gate oxide specific capacitance;} \\ \mu & \mbox{effective average mobility, possibly taking} \\ & \mbox{into account the high field effects previously} \\ & \mbox{cited.} \end{array}$$

Finally, the dc source, drain and gate transconductances g_{mS} , g_{mD} and g_{mG} are given by

$$g_{mS(D)} = -(+)\frac{\partial I}{\partial V_{S(D)}} = \frac{I_S}{U_T} \cdot \left(\chi_{f(r)} - \frac{1}{2}\right)$$
(4)

$$g_{mG} = \frac{\partial I}{\partial V_G} = \frac{g_{mS} - g_{mD}}{n}.$$
 (5)

The low frequency transcapacitances are not listed here, since they can be deducted from the general NQS expressions or found in [9], [12], [14]. This simple and efficient formulation gives a good description of the MOS operation, from weak to strong inversion and nonsaturation to saturation, and can be extended to introduce advanced features [14], [18]–[20].

B. NQS Small Signal Operation

Keeping the same framework than for the dc equations, it has been previously shown in [9] that a compact formulation of NQS effects can be derived without any additional assumption. These results, which are briefly reminded in an appendix, are at the root of the derivation presented in the next sections. However, the initial formulation is difficult to manipulate, since it is expressed in term of Bessel functions of fractional orders and of complex arguments. Such functions are not available in most programming environments, and their numerical evaluation tends to be slow and have a poor convergence.

Therefore, the results call for a simplification in order to become practical. Section II proposes a simple equivalent smallsignal circuit, where only two fundamental functions of frequency are sufficient for expressing the values of all the elements. Then, by using a careful normalization, Section III shows that these functions can be represented in two simple abacus, which are valid for any transistor operating in any state. Next, in Section IV, approximate expressions are proposed. Finally, Section V compares the model with various measurements.

II. EQUIVALENT CIRCUIT

By studying the relationships between the generic (trans)admittances expressions given in [9], the equivalent circuit of Fig. 1 can be deducted, where the only remaining variables are

TABLE I NORMALIZATION FACTORS

	Symbol	Normalization factor	Units
Voltage	$v = V/U_T$	$U_T = k_B T / q_e$	V
Current	$i = I/I_{\rm S}$	$I_{\rm S} = 2n\mu C_{\rm OX}' U_T^2 \cdot \frac{W_{\rm eff}}{L_{\rm eff}}$	A
Admittance	$y = Y/Y_0$	$Y_0 = I_{\rm S}/U_T$	S
Capacitance	$c=C/C_{\rm SP}$	$C_{\rm SP} = 2n C_{\rm OX}' \cdot W_{\rm eff} L_{\rm eff}$	F
Frequency	$\Omega = \omega/\omega_0$	$\omega_0 = \mu U_T / L_{\rm eff}^2$	rad/s

 y_{cS} , y_{mS} , y_{cD} , and y_{mD} . The complete expression for these quantities can be found in the appendix.

Note that, from this point, all quantities (currents, voltages, frequencies, impedances) are normalized according to Table I. Normalized, unitless, quantities will be denoted by using lower case letters (i, v, y), as opposed to "normal" variables written in capitals (I, V, Y).

Thanks to the intrinsic device symmetry, the expressions of y_{mD} and y_{cD} can be obtained by exchanging χ_f and χ_r in the formulation of y_{mS} and y_{cS}

$$y_{mS} = y_m(\Omega, \chi_f, \chi_r) \quad y_{cS} = y_c(\Omega, \chi_f, \chi_r) \tag{6}$$

$$y_{mD} = y_m(\Omega, \chi_r, \chi_f) \quad y_{cD} = y_c(\Omega, \chi_r, \chi_f).$$
(7)

Therefore the complete solution of the small-signal NQS behavior of the MOS model can be reduced to the two functions $y_m(\Omega, \chi_1, \chi_2)$ and $y_c(\Omega, \chi_1, \chi_2)$.

III. FURTHER FREQUENCY AND ADMITTANCE NORMALIZATION

A further step can be achieved by separating each of the two remaining independent functions, y_m and y_c , into two factors: a low frequency term and an NQS term. At the same time, an additional normalization of the frequency can be introduced in such a way that the NQS term will depend only on the ratio $r = \chi_1/\chi_2 \ (\chi_f/\chi_r)$ at the source, χ_r/χ_f at the drain). The source factor $r = \chi_f/\chi_r$, is close to 1 in weak inversion or linear region. In strong inversion mode, it tends toward ∞ in forward saturation mode and toward zero in reverse saturation.

In order to achieve this simplification, a new normalized characteristic frequency Ω_{crit} is introduced. It corresponds to the



Fig. 2. To the left: Normalized $\xi_m(\Omega/\Omega_{crit}, r)$ function for r = 1 (thick gray curve) and for $r \gg 1$ or $r \ll 1$ (thin curve). To the right: Normalized $\xi_c(\Omega/\Omega_{crit}, r)$ function for r = 1 (thick gray curve), for $r \gg 1$ (lowest thin curve) and for r = 0.3, 0.1, 0.03, 0.01 and $r \to 0$ (other thin curves).

first pole of the characteristic function of the system (*i.e.*, of the denominator which is shared by both functions, $D(\Omega)$ in the appendix)

$$\Omega_{\rm crit} = \frac{15}{2} \cdot \frac{(\chi_f + \chi_r)^3}{\chi_f^2 + 3\chi_f \chi_r + \chi_r^2}.$$
(8)

Note that the expression of Ω_{crit} is symmetrical in χ_f and χ_r , so that it is identical for the drain and source transconductances.

With this new definition, and from the relations recalled in the appendix, one can state

$$y_m(\Omega, \chi_1, \chi_2) = g_{m0} \cdot \xi_m\left(\frac{\Omega}{\Omega_{\text{crit}}}, \frac{\chi_1}{\chi_2}\right) \tag{9}$$

$$y_c(\Omega, \chi_1, \chi_2) = j\Omega \cdot c_{c0} \cdot \xi_c\left(\frac{\Omega}{\Omega_{\text{crit}}}, \frac{\chi_1}{\chi_2}\right)$$
(10)

with

$$g_{m0} = \left(\chi_1 - \frac{1}{2}\right)$$
(11)
$$c_{c0} = \left(\chi_1 - \frac{1}{2}\right) \cdot \frac{\chi_1 + 2\chi_2}{3 \cdot (\chi_1 + \chi_2)^2}$$
(12)

 g_{m0} and c_{c0} are the normalized, low-frequency, fundamental ac transconductance and capacitance.

At frequencies Ω much lower than Ω_{crit} , corresponding to quasistatic (QS) operations, the two NQS functions ξ_m and ξ_c tend toward unity resulting in

$$y_m(\Omega, \chi_1, \chi_2) \to g_{m0} \cdot \left(1 - j \cdot \frac{\Omega}{\Omega_{\text{crit}}}\right)$$
 (13)

$$y_c(\Omega, \chi_1, \chi_2) \to j\Omega \cdot c_{c0}.$$
 (14)

It can be verified that these last results correspond exactly to the usual small-signal QS model [12], [14]. In particular, the imaginary part of y_m in (13) corresponds to the drain-source transcapacitance. It comes from the first-order Taylor expansion of ξ_m in (9).

The two NQS functions $\xi_m(\Theta, r)$ and $\xi_c(\Theta, r)$ are plotted in Fig. 2, versus the renormalized frequency $\Theta = \Omega/\Omega_{\rm crit}$, and for different values of the parameter $r = \chi_1/\chi_2$. The two leftmost plots show that the transadmittance of the MOS device, quickly degrades with frequency. Indeed, a phase lag slightly in excess of 45° is already observed at $\Theta = 1$ and a factor of 2 is lost at $\Theta = 2.5$. Therefore, if NQS effects are to be avoided, the condition $\Theta \ll 1$ must be enforced. Surprisingly, the function ξ_m appears to be only weakly dependent on parameter r, so that this dependence can almost be ignored in practice.

The two rightmost plots of Fig. 2 show the degradation of the fundamental instrinsic capacitance with frequency. In the NQS regime, the channel must be considered as a distributed, nonuniform, RC line. So, y_c , which increases proportionally to Ω at low frequencies, start to vary only with $\sqrt{\Omega}$. Therefore, $\xi_c = 1$ for $\Theta \ll 1$ and $\xi_c \propto 1/\sqrt{\Theta}$ for $\Theta \gg 1$. The exact factor of proportionality at high frequencies depends on the ratio $r = \chi_1/\chi_2$. For $r \ll 1$ (reverse saturation), the -10 dB per decade slope is only reached at extremely high frequencies, which are not of practical interest and are not shown on the plots. Finally, it must be noted that the curves vary very little between r = 1, corresponding to the linear regime or the weak inversion mode $(I \ll I_S)$, and $r \to \infty$, corresponding to complete saturation in strong inversion mode $(I_F \gg I_S, I_R \approx 0)$.

IV. APPROXIMATE EXPRESSIONS

A. Linear Region or Weak Inversion $(r \approx 1)$

The special case r = 1 is important since, as noted above, it includes both the triode regime when $V_{\rm S} = V_{\rm D}$ and, asymptotically, the weak inversion mode. Moreover, the MOS behavior in saturation mode can be approximately described with the same set of functions.

From [9], the following simple equations can be derived:

$$\xi_m(\Theta, 1) = \tilde{\xi}_m(\Theta) \text{ where } \tilde{\xi}_m(\Theta) = \frac{\lambda}{\sinh\lambda}$$
 (15)

$$\xi_c(\Theta, 1) = \tilde{\xi}_c(\Theta) \text{ where } \tilde{\xi}_c(\Theta) = 2 \cdot \frac{\cosh \lambda - 1}{\lambda \cdot \sinh \lambda}$$
 (16)

with
$$\lambda = (1+j) \cdot \sqrt{3\Theta}$$
. (17)

B. Forward Saturation $(r > 1 \text{ and } \chi_r = 1/2)$

For the saturation mode, from weak to strong inversion, approximations which are within an accuracy of a few percents can be derived from (9)–(12) and Fig. 2

$$y_{mS} \approx \left(\chi_f - \frac{1}{2}\right) \cdot \tilde{\xi}_m(\Theta)$$
 (18)

$$y_{cS} \approx j\Omega \cdot \frac{2(2\chi_f - 1) \cdot (\chi_f + 1)}{3(2\chi_f + 1)} \cdot \tilde{\xi}_c(\Theta)$$
(19)

$$y_{mD} \approx 0, \quad y_{cD} \approx 0.$$
 (20)

C. General Case, Valid in any Mode of Operation

As previously stated, the function $\xi_m(\Theta, r)$ can already be considered as independent of r, even for r < 1 (again, see Fig. 2). However, this is not the case for the function ξ_c , the behavior of which varies significantly when $r \to 0$. Even so, the following approximation can be used:

$$\xi_m(\Theta, r) \approx \tilde{\xi}_m(\Theta) \tag{21}$$

$$\xi_c(\Theta, r) \approx \frac{\xi_c(\Theta)}{\sqrt[3]{\rho + (1-\rho) \cdot \tilde{\xi}_c\left(\frac{\Theta}{2}\right)}}$$
(22)

with
$$\varrho = \left(\frac{10 \cdot r \cdot (r+2)^2}{9 \cdot (r+1) \cdot (r^2 + 3r + 1)}\right)^{3/2}.$$
 (23)

Factor ρ is always comprised between 0 $(r \rightarrow 0)$ and 1.17 $(r \rightarrow \infty)$. The approximation is done in such a way that the asymptotic behaviors, both for $\Theta \rightarrow 0$ and $\Theta \rightarrow \infty$, are preserved. The accuracy is always kept better than 1% of the dc transconductance value.

V. EXPERIMENTAL RESULTS

A. Low-Frequency Impedance Measurements

In order to verify our theoretical approach, low frequency measurements on very long devices have first been undertaken. This kind of measurements are relatively easy to realize and quite accurate, since a precision LCR-meter can be used. Because the device can be made fairly large, the extrinsic elements



Fig. 3. Two-port on-wafer measurement setup.



Fig. 4. Measurement of the ξ_c function (symbols), deduced from the normalized drain-to-gate transadmittance in linear mode, measured with an HP4285 LCR-meter. The device is a $300 \times 300 \,\mu$ m PMOS transistor. The gate overdrive voltage was set to 0.2, 0.5, 1.5, and 2.5 V. The curves correspond to the theory.

can be ignored, eliminating the need for a manual de-embedding. Fig. 4 is an example of such a measurement performed on a 300 × 300 μ m PMOS device integrated in a 0.35 μ m process, and for a frequency varying between 75 kHz and 30 MHz. It shows an excellent agreement with theory, for a broad range of overdrive gate voltages, over three decades of frequency. The slight discrepancies appearing in the high frequency range are attributed to the extrinsic elements, mostly due to the packaging of the device. Note that, since high gate potential where applied, the effect of mobility reduction had to be taken into account. It was extracted from a standard $I(V_{\rm G})$ dc measurement.

B. High-Frequency S-Parameters Measurements

In order to verify the validity of the theory for shorter devices and at higher frequencies, test structures for on-wafer measurements were realized. Devices of various length between 10 and



Fig. 5. Normalized gate transadmittance function, computed from the measured y_{21} parameter of the setup of Fig. 3, with the device operating in saturation mode. 10 μ m NMOS device measured between 1 MHz and 1 GHz (left), 1.5 μ m (center) and a 0.5 μ m (right) PMOS devices measured between 100 MHz and 10 GHz. The top plots represent magnitude, the bottom ones phase in degrees. The x axis is always the normalized frequency $\Theta = \Omega / \Omega_{crit}$. In each case, the gate overdrive voltage is varied between 0 and about 1 V, corresponding to the moderate and strong inversion regions. The black curves correspond to the theory.

0.5 μ m were integrated on a 0.35 μ m process. The measurements were carried out by using a standard wafer prober station and a network analyzer. This kind of *S*-parameters measurements are less accurate than with an LCR-meter, but they are the only available technique at frequencies higher than a few MHz. Note also that the measurements are even made more difficult since a wide impedance range is required, in order to cover a large frequency and operating point range.

The two-port measurement setup is depicted in Fig. 3. The selected de-embedding process is two-step. First, as usual [21], [22], the pad and interconnects contribution must be removed from each device under test (DUT) measurements by subtracting the Y-parameters matrix of an "open" test structure from the Y-matrix of the DUTs. For the frequency range that was required here (< 10 GHz), the series access impedance can be assumed negligible.

The second step consists in removing the effect of the extrinsic elements (mostly overlap and junction capacitor). This was done by subtracting two Y-matrix of the same DUT, the first one with the device biased normally, and the second one at a zero gate voltage, in order to almost achieve the flat-band condition under the gate.

The resulting Y-parameters, normalized to Y_0 , can be expressed in terms of the fundamental transconductances

$$\begin{bmatrix} y_{11} & y_{12} \\ y_{21} & y_{22} \end{bmatrix} = \begin{bmatrix} y_{11} & y_{12} \\ y_{21} & y_{22} \end{bmatrix} = \begin{bmatrix} \frac{1}{n^2} \cdot (y_{cS} + y_{cD}) & \frac{1}{n} \cdot y_{cD} \\ \frac{1}{n} \cdot (y_{mS} - y_{mD}) & y_{mD} + y_{cD} \end{bmatrix}.$$
 (24)

This relation assumes that the extrinsic capacitances vary little with the gate voltage. As this condition does not completely apply to the overlap capacitances, the validity range of this kind of extraction is limited. However, if not perfect, this process still appears to be the only simple way to capture the intrinsic behavior of the device without adding many tuning parameters.

In saturation mode and in the linear region ($V_{\rm S} = V_{\rm D}$), respectively, the Y-matrix reduces to

$$[\mathbf{y}_{\text{sat}}] \approx \left(\chi_f - \frac{1}{2}\right) \\ \times \left(\tilde{\xi}_m(\Theta) \cdot \begin{bmatrix} 0 & 0\\ 1 & 0 \end{bmatrix} + \frac{5}{4} \cdot j\Theta \\ \cdot \frac{(\chi_f + 1)(2\chi_f + 1)}{4\chi_f^2 + 6\chi_f + 1} \cdot \tilde{\xi}_c(\Theta) \cdot \begin{bmatrix} \frac{1}{n^2} & 0\\ 0 & 0 \end{bmatrix}\right)$$
(25)

$$\begin{bmatrix} \mathbf{y}_{\text{triode}} \end{bmatrix} = \begin{pmatrix} \chi_f - \frac{1}{2} \end{pmatrix} \\ \times \begin{pmatrix} \tilde{\xi}_m(\Theta) \cdot \begin{bmatrix} 0 & 0 \\ 0 & 1 \end{bmatrix} \\ + 3j\Theta \cdot \tilde{\xi}_c(\Theta) \cdot \begin{bmatrix} \frac{2}{n^2} & \frac{1}{n} \\ 0 & 1 \end{bmatrix} \end{pmatrix}.$$
(26)

Parameter y_{21} in saturation, y_{12} and y_{22} in the linear region have been measured on different devices. They are plotted in Figs. 5–7, respectively, and are compared to the theoretical values using the following expressions, derived from (25) and (26):

$$\frac{y_{21,\text{sat}}}{g_{m0}} = \tilde{\xi}_m(\Theta);$$

$$\frac{y_{12,\text{triode}}}{g_{m0}} = 3j\Theta \cdot \tilde{\xi}_c(\Theta);$$

$$\frac{y_{22,\text{triode}}}{g_{m0}} = \tilde{\xi}_m(\Theta) + 3j\Theta \cdot \tilde{\xi}_c(\Theta). \quad (27)$$

In each figure, the measured normalized phases and magnitudes are compared to their theoretical value for a 10 μ m length



Fig. 6. Normalized drain-to-gate transadmittance function, computed from the measured y_{12} parameter of the setup of Fig. 3, with the device operating in linear mode. See the caption of Fig. 5 for further information.



Fig. 7. Normalized drain admittance function, computed from the measured y_{22} parameter of the setup of Fig. 3, with the device operating in linear mode. See the caption of Fig. 5 for further information.

NMOS device, a 1.5 μ m and a 0.5 μ m PMOS devices, for frequencies up to 10 GHz, and at different levels of inversion. Other device lengths (5, 1 and 0.7 μ m) have also been measured with similar results. For short channels, P-type devices have been selected since their characteristic frequency is lower.

Fig. 5 shows the evolution with frequency of the gate-to-drain transadmittance (corresponding to g_{mG}) at low frequency. For the 10 μ m device, a very good agreement is found up to 10 times the characteristic frequency, corresponding to a complete 360 ° turn in phase. For shorter channels, the trend is also clearly seen, even though extrinsic elements limit the range of validity to about 6 Ω_{crit} for the 1.5 μ m device and only 3 Ω_{crit} at 0.5 μ m.

The second set of plots, in Fig. 6, describes the drain-to-gate capacitive coupling. It shows a similar agreement and clearly validates the proposed normalization. Finally, Fig. 7, displaying the drain output admittance in the linear region, indicates again that the NQS behavior is well captured by the simple proposed

formulation. Note that in all these figures, all the measured curves fall very close to each other, which confirms the validity of the frequency and bias normalization processes.

VI. CONCLUSION

A compact charge-based description of the small-signal NQS effects in the intrinsic MOS transistor has been presented. Using a proper normalization of all quantities in the model, it was possible to reduce it to a simple equivalent circuit, which could be fully described by only two frequency-dependent generic functions.

This theoretical approach was confirmed by measurements, up to 10 GHz, of both N-type and P-type MOS transistors operated in various state of inversion, either in triode or in saturation mode. For the first time, clean measurements of NQS effects in submicron devices (down to $0.5 \,\mu$ m) which are not dominated by extrinsic elements have been presented. They clearly corroborate the normalization procedure as well as the proposed model.

APPENDIX

EXACT NQS EXPRESSIONS

This paper is based on the exact small-signal NQS expressions given in [9]. All the functions appearing in the equivalent circuit of Fig. 1 can be computed without any simplification with the following:

$$y_{mS(D)}(\Omega) = \left(\chi_{f(r)} - \frac{1}{2}\right) \cdot \frac{\chi_f^2 - \chi_r^2}{\chi_f \cdot \chi_r} \cdot \frac{3\sqrt{3}}{4\pi \cdot D(\Omega)}$$
(28)

$$y_{cS(D)}(\Omega) = y_{mS(D)}(\Omega) \pm \left(\chi_{f(r)} - \frac{1}{2}\right)$$

$$\times \frac{j-1}{2} \cdot \sqrt{\frac{\Omega}{2}} \cdot \frac{N_{f(r)}(\Omega)}{2} \qquad (29)$$

$$\lambda \frac{1}{2} \cdot \sqrt{\frac{\chi_{f(r)}}{\chi_{f(r)}}} \cdot \frac{D(\Omega)}{D(\Omega)}$$

$$D(\Omega) = J_{-2/3}[F_f(\Omega)] \cdot J_{2/3}[F_r(\Omega)]$$
(29)

$$-J_{-2/3}[F_r(\Omega)] \cdot J_{2/3}[F_f(\Omega)]$$
(30)
$$N_{f(r)}(\Omega) = J_{-1/3}[F_{f(r)}(\Omega)] \cdot J_{-2/3}[F_{r(f)}(\Omega)]$$

$$+ J_{1/3}[F_{f(r)}(\Omega)] \cdot J_{2/3}[F_{r(f)}(\Omega)]$$
(31)

$$F_{f(r)}(\Omega) = \frac{2}{3} \cdot (1-j) \cdot \sqrt{\frac{\Omega}{\chi_{f(r)}} \cdot \frac{\chi_{\overline{f}(r)}}{\chi_{f}^{2} - \chi_{r}^{2}}}$$
(32)

where $J_{\nu}(x)$ is the Bessel function of the first kind of order ν . In (29), the plus sign corresponds to the expression of y_{cS} , the minus sign to y_{cD} . These expressions leads to 0/0 indeterminates when $\chi_r = \chi_f$ (triode mode or asymptotic weak inversion regime). Use the alternate expressions (15) and (16) given in Section IV in these cases.

REFERENCES

- A. van der Ziel and J. W. Ero, "Small signal high-frequency theory of field-effect transistors," *IEEE Trans. Electron Devices*, vol. ED-11, pp. 129–135, Apr. 1964.
- [2] J. A. Geurst, "Calculation of high-frequency characteristics of field-effect transistors," *Solid-State Electron.*, vol. 8, pp. 563–566, 1965.
- [3] M. Bagheri and Y. Tsividis, "A small signal dc-to-high-frequency nonquasistatic model for the four-terminal MOSFET valid in all regions of operation," *IEEE Trans. Electron Devices*, vol. ED-32, pp. 2383–2391, Nov. 1985.
- [4] P. J. V. Vandeloo and W. M. C. Sansen, "Modeling of the MOS transistor for high frequency analog design," *IEEE Trans. Computer-Aided Design*, vol. 8, pp. 713–723, July 1989.
- [5] H.-J. Park, P. K. Ko, and C. Hu, "A nonquasistatic MOSFET model for spice-ac analysis," *IEEE Trans. Computer-Aided Design*, vol. 11, pp. 1247–1257, Oct. 1992.
- [6] T. Smedes and F. M. Klaassen, "An analytical model for the nonquasistatic small-signal behavior of submicron MOSFETs," *Solid State Electron.*, vol. 38, no. 1, pp. 121–130, Jan. 1995.
- [7] R. R. J. Vanoppen, J. A. M. Geelen, and D. B. M. Klaassen, "The high frequency analogue performance of MOSFETs," in *IEDM Tech. Dig.*, Dec. 1994, pp. 173–176.
- [8] W. Liu, R. Gharpurey, M. C. Chang, U. Erdogan, R. Aggarwal, and J. P. Mattia, "R.F. MOSFET modeling accounting for distributed substrate and channel resistances with emphasis on the BSIM3v3 SPICE model," in *IEDM Tech. Dig.*, Dec. 1997, pp. 173–176.
- [9] J. M. Sallese and A.-S. Porret, "A novel approach to charge based non quasi static model of the MOS transistor valid in all modes of operation," *Solid States Electron.*, vol. 44, pp. 887–894, June 2000.
- [10] A. J. Scholten, L. F. Tiemeijer, P. W. D. de Vreede, and D. B. M. Klaassen, "A large signal nonquasistatic MOS model for RF circuit simulation," in *IEDM Tech. Dig.*, Dec. 1999, pp. 163–167.

- [11] C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to lowvoltage and low-current applications," *Analog Integr. Circuits Signal Process.*, vol. 8, no. 7, pp. 83–114, July 1995.
- [12] A. I. A. Cunha, M. C. Schneider, and C. Galup-Montoro, "An MOS transistor model for analog circuit design," *IEEE Trans. Solid-State Circuits*, vol. 33, pp. 1510–1519, Oct. 1998.
- [13] D. E. Ward, "Charge based modeling of capacitance in MOS transistor," Tech. Rep. G201–11, Integr. Circuits Lab, Standford Univ., Stanford, CA, 1981.
- [14] M. Bucher, C. Lallement, C. C. Enz, F. Théodoloz, and F. Krummenacher. (1997, June) The EPFL-EKV MOSFET model equations for simulation, version 2.6. EPFL Tech. Rep. [Online]. Available: http://legwww.epfl.ch/ekv/
- [15] Y. Tsividis, Operation and Modeling of The MOS Transistor, 2nd ed. New York: McGraw-Hill, 1999.
- [16] N. Arora, MOSFET Models for VLSI Circuit Simulation, Theory and Practice. New York: Springer-Verlag, 1993.
- [17] A. I. A. Cunha, M. C. Schneider, and C. Galup-Montoro, "An explicit physical model for the long-channel MOS transistor including smallsignal parameters," *Solid State Electron.*, vol. 38, no. 11, pp. 1945–1952, 1995.
- [18] M. Bucher, C. C. Enz, C. Lallement, F. Théodoloz, and F. Krummenacher, "Scalable GM/I based MOSFET model," in *Proc. Int. Semicond. Device Res. Symp. (ISDRS'97)*, Dec. 1997, pp. 10–13.
- [19] J.-M. Sallese, M. Bucher, and C. Lallement, "Improved analytical modeling of polysilicon depletion for CMOS circuit simulation," *Solid States Electron.*, vol. 44, no. 6, pp. 905–912, June 2000.
- [20] M. Bucher, J.-M. Sallese, C. Lallement, W. Grabinski, C. C. Enz, and F. Krummenacher, "Extended charges modeling for deep submicron CMOS," in *Proc. Int. Semicond. Device Res. Symp. (ISDRS'99)*, Dec. 1999, pp. 397–400.
- [21] H. Cho and D. E. Burk, "A three-step method for the de-embedding of high-frequency S-parameter measurements," *IEEE Trans. Electron Devices*, vol. 38, pp. 1371–1375, June 1991.
- [22] J.-L. Carbonero, "RF characterization of CMOS and BiCMOS advanced technologies at wafer level," *Microelectron. Eng.*, vol. 38, no. 2-3, pp. 195–206, Nov. 1998.



Alain-Serge Porret was born in Saint-Aubin, Switzerland, in 1971. He received the M.S. degree in electrical engineering from the Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland, in 1996.

In 1996, he joined the Electronics Laboratory (LEG), EPFL, where he worked as a Research Assistant in the field of low power CMOS transceivers, with an emphasis on frequency synthesizers and high-frequency device modeling. Since 2000, he has

been a Principal Engineer at UKOM, Inc, San Jose, CA, where he develops high performance biCMOS analog circuits for telecommunication applications. He is author or co-author of more than 15 scientific papers.

Jean-Michel Sallese received the diploma of engineer degree from the INSA, Toulouse, France, in 1988 and the Ph.D degree in physics from the University of Nice-Sophia Antipolis, France, in 1991.

He joined the Swiss Federal Institute of Technology, (EPFL) Lausanne, in 1991, where he was involved in III-V laser diodes characterization and interdiffusion effects in highly confined structures. Since 1996, he has been a Lecturer in semiconductor devices and his research activities concern compact modelling of the MOS transistor and modelling of ferroelectric transistors for analogue applications.



Christian C. Enz (M'84) received the M.S. and Ph.D. degrees in electrical engineering from the Swiss Federal Institute of Technology (EPFL), Lausanne, in 1984 and 1989, repectively.

From 1984 to 1989, he was Research Assistant at the EPFL, working in the field of micropower analog CMOS integrated circuits (IC) design. In 1989, he was one of the founders of Smart Silicon Systems S.A. (S3), where he developped several low-noise and low-power ICs, mainly for high energy physics application. From 1992 to 1997, he

was an Assistant Professor at EPFL, working in the field of low-power analog CMOS and BiCMOS IC design and device modeling. From 1997 to 1999, he was Principal Senior Engineer at Conexant (formerly Rockwell Semiconductor Systems), Newport Beach, CA, where is was responsible for the modeling and characterization of MOS transistors for the design of RF CMOS circuits. In 1999, he joined the Swiss Center for Electronics and Microtechnology (CSEM) where he was heading the RF and Analog IC design group and was promoted to Executive Vice President, heading the Microelectronics Department. He is also Adjunct Professor at the EPFL. His technical interests and expertise are in the field of very low-power analog and RF IC design and MOS transistor modeling. He is the author and co-author of more than 90 scientific papers and has contributed to numerous conference presentations and advanced engineering courses.