



MOSFET Modeling for Ultra Low-Power RF Design

T. Taris, H. Kraïmia, JB. Begueret, Y. Deval

Bordeaux, France




12/15-16, 2011 – Lausanne, Switzerland



Context


More services in...



Context

More services in...

Challenges



➤ **Low cost**



Price/node <1\$

➤ **Small form factor**



1 cm³

➤ **Low power**




Run 10 years!

Context

More services in...

Challenges

- *Environment survey*
- *Energy management*
- *Process optimisation*
- *Aging follow up*
- *Localisation service*
- *Human to machine interaction*
- *Health monitoring*
- *...*
- *Item tracking*



➤ **Low cost**



Price/node <1\$

➤ **Small form factor**



1 cm³

➤ **Low power**




Run 10 years!

Context

WSN Node Basics

Large Power Consumption

- *Data processing*
 - ⇒ *Computation*
 - ⇒ *Memory writing/reading...*
- **Radio module**
 - ⇒ *Data broadcasting*
 - ⇒ *Communications*
- *Sensor/Actuator*
 - ⇒ *Environment Interface*
- *Power Unit*
 - ⇒ *Supply*
 - ⇒ *Energy Management/Storage*



Context


WSN Node Basics

Large Power Consumption

- **Radio module**

⇒ *Data broadcasting*

⇒ *Communications*



WSN node in Rx mode most of the time

- **Sensor/Actuator**

⇒ *Environment Interface*

- **Power Unit**


⇒ *Supply*

⇒ *Energy Management/Storage*


Context

Radio Circuit/System Considerations



Various approaches to improve the power saving in Radio



Standalone Building Blocks




Building Block Combination




Context

Radio Circuit/System Considerations


Various approaches to improve the power saving in Radio



Standalone Building Blocks



Building Block Combination



OUTLINE




- Context
- From analog to RF Metric
- Low Noise Amplifier Implementation
- Conclusions & Perspectives

From analog to RF Metric

Low Power Analog Amplifiers

Voltage Amplifier






➤ Figure Of Merit for Low Power amplifier

$$FOM_{LP\text{amplifier}} = \frac{GBW}{I_D}$$

From analog to RF Metric


Low Power Analog Amplifiers

Voltage Amplifier



Configurations

or



➤ Figure Of Merit for Low Power amplifier

$$FOM_{LPamplifier} = \frac{GBW}{I_D} \propto \frac{g_m}{C \cdot I_D} \Rightarrow \frac{g_m}{I_D}$$

From analog to RF Metric



Low Power Analog Metric

□ Figure Of Merit for Low Power Analog

Transductor gain of the device

$$FOM_{LP_{analog}} = \frac{g_m}{I_D}$$

Current consumption




➔ **$FOM_{LP_{analog}}$ is maximum in WI region**

From analog to RF Metric

Low Power RF Circuits


RF Building Blocks




From analog to RF Metric

Low Power RF Circuits

RF Building Blocks



Topologies / Architectures



System Level


$$FOM_{RFBlock} \propto \frac{g_m}{I_D} ?$$

Transistor Level

From analog to RF Metric

Low Power RF LNA

Low Noise Amplifier



Topologies / Architectures

□ Most important characteristics

- ↪ A large voltage gain G_V at f_{RF}
- ↪ A low noise figure NF at f_{RF}

➤ Figure Of Merit for Low Power LNA

$$FOM_{LPLNA} = \frac{G_V \cdot f_{RF}}{(F - 1) \cdot P_{cons}}$$


System Level

Transistor Level

From analog to RF Metric

Low Power RF LNA


Low Noise Amplifier



□ Most important characteristics

- ↪ A large voltage gain G_V at f_{RF}
- ↪ A low noise figure NF at f_{RF}

Topologies / Architectures



Common Source

Common Gate

Cascode

➤ Figure Of Merit for Low Power LNA

$$FOM_{LPLNA} = \frac{G_V \cdot f_{RF}}{(F - 1) \cdot P_{cons}}$$


System Level

Transistor Level

From analog to RF Metric

Low Power RF LNA

Low Noise Amplifier



Most important characteristics


- ↪ A large voltage gain G_V at f_{RF}
- ↪ A low noise figure NF at f_{RF}

Figure Of Merit for Low Power LNA

$$FOM_{LPLNA} = \frac{G_V \cdot f_{RF}}{(F-1) \cdot P_{cons}}$$

System Level

Common Source Analysis



$$|G_V|_{MOS} \propto \frac{g_m}{|1 + jC_{gs}R_s\omega|} \propto \frac{g_m}{C_{gs}R_s\omega} \Big|_{\omega_{RF}} \quad \text{with } f_T = \frac{g_m}{2\pi \cdot C_{gs}}$$

$$P_{cons} \propto I_D$$

$$F_{min}|_{MOS} \propto 1 + \frac{1}{g_m \cdot R_s}$$

$$FOM_{LPLNA}|_{MOS} \propto \frac{g_m \cdot f_T}{I_D}$$

Transistor Level

From analog to RF Metric

Low Power RF LNA


□ Figure Of Merit for low power LNA

Transducer gain of the device

Cutoff frequency of the device

$$FOM_{LP_{LNA}} = \frac{g_m \cdot f_T}{I_D}$$

Current consumption



➔ $FOM_{LP_{LNA}}$ is maximum in MI region

OUTLINE





- Context
- From analog to RF Metric
- **Low Noise Amplifier Implementation**
- **Conclusions & Perspectives**

Ultra Low Power LNA


Forward Body Biased Cascode LNA

2.4 GHz LNA - CMOS 0.13 μ m


440 μ W@0.5V



10dB gain



3.4dB NF





→ MOS device in MI region to maximise FOM_{LPLNA}

→ Bulk forward biasing to reduce V_{th}


Ultra Low Power LNA

Forward Body Biased Cascode LNA

2.4 GHz LNA - CMOS 0.13 μ m



Gain & NF vs Power Consumption





→ Limited value on Si

Peaking Load


Ultra Low Power LNA

Forward Body Biased Cascode LNA

2.4 GHz LNA - CMOS 0.13 μ m



Gain & NF vs Power Consumption



Only 6.8 dB@250 μ W!



→ Limited value on Si

Peaking Load

Ultra Low Power LNA

Forward Body Biased Cascode LNA

2.4 GHz LNA - CMOS 0.13μm




$$\rightarrow \frac{i_d}{v_{in}} \approx \frac{f_T}{f} \frac{1}{R_s \sqrt{1 + (2\pi f R_s)^2}}$$

Inductive Degeneration

→ Limited value on Si

Peaking Load

Gain & NF vs Power Consumption





Only 6.8 dB@250μW!

Ultra Low Power LNA

Forward Body Biased Cascode LNA

2.4 GHz LNA - CMOS 0.13μm




$$\rightarrow \frac{i_d}{v_{in}} \approx \frac{f_T}{f} \frac{1}{R_s \sqrt{1 + (2\pi f R_s)^2}}$$

→ Limited value on Si

Inductive Degeneration

Peaking Load

Gain & NF vs Power Consumption



f_T decrease


Only 6.8 dB@250μW!

→ **Strong Inversion Techniques**

Ultra Low Power LNA


Select the best suited topology

➤ To compensate for the low g_m in MI region...



Single Transistor Stage (STS)

OR



Self Biased Inverter (SBI)


?

...active load configurations are preferred!

Ultra Low Power LNA

Select the best suited topology

- Comparison of the Gain BandWidth (GBW) product...





...the one of self biased inverter is the largest !

Ultra Low Power LNA

Current reuse LNA

2.4 GHz LNA - CMOS 0.13 μ m




→ Transistors are in MI region to maximise FOM_{LPLNA}

Ultra Low Power LNA

Current reuse LNA



2.4 GHz LNA - CMOS 0.13 μ m

100 μ W@0.5V



15dB gain

4.8dB NF




Ultra Low Power LNA


Current reuse LNA

2.4 GHz LNA - CMOS 0.13 μ m

100 μ W@0.5V



Gain & NF vs Power Consumption




Still 13.4dB@60 μ W!

Ultra Low Power LNA


Current reuse LNA

2.4 GHz LNA - CMOS 0.13μm

100μW@0.5V



Gain & NF vs Power Consumption



$$\rightarrow \frac{i_d}{v_{in}} = \frac{C_{tune} C_{gsT} \cdot \omega}{C_{gdT} \cdot 2}$$


Capacitive feedback

Ultra Low Power LNA


Current reuse LNA

2.4 GHz LNA - CMOS 0.13 μ m

100 μ W@0.5V



Gain & NF vs Power Consumption



$$\frac{i_d}{v_{in}} = \frac{C_{tune} C_{gsT} \omega}{C_{gdT} 2}$$


Capacitive feedback



Suited for MI operation

Ultra Low Power LNA

Comparison with the state of art



[10] A. Shameli "A novel Ultra Low Power Low Noise Amplifier using Differential Inductor Feedback", *IEEE ESSCIRC*, Montreux, Switzerland, Sep. 2006, pp.352-355

[11] B. G. Perumana, "A fully monolithic 260-μW, 1-GHz subthreshold low noise amplifier," *IEEE MiWCL*, Vol. 15, N° 6, pp. 428-430, June 2005.

[12] H. Lee, "A 3 GHz subthreshold CMOS low noise amplifier," *IEEE RFIC Symposium*, San Francisco, CA, USA, June 2006, pp.545-548

[13] V. Aaron, « A subthreshold low-noise amplifier optimized for ultra-low -power applications in the ISM band", *IEEE MTT*, Vol. 56, N°2, pp. 286-292, feb. 2008


[14] J. Li, S. Hassan "A 0.7 V 850μW CMOS LNA for UHF RFID reader", *MOTL*, Vol. 52, N°12, pp. 2780-2782, dec. 2010

[15] C.J. Jeong, W. Qu, Y. Sun, D.Y. Soon, S.K. Han, S.G. Lee "A 1.5 V, 140 μA CMOS Ultra Low Power Common Gate LNA", *IEEE RFIC*, Baltimore, USA, June 2011, pp. 203-206

Ultra Low Power LNA

Comparison with the state of art

■ This work ⇒ Cascode




- [10] A. Sharni "A novel Ultra Low Power Low Noise Amplifier using Differential Inductor Feedback", *IEEE ESSCIRC*, Montreux, Switzerland, Sep. 2006, pp.352-355
 [11] B. G. Perumana, "A fully monolithic 260-μW, 1-GHz subthreshold low noise amplifier," *IEEE MiWCL*, Vol. 15, N° 6, pp. 428-430, June 2005.
 [12] H. Lee, "A 3 GHz subthreshold CMOS low noise amplifier," *IEEE RFIC Symposium*, San Francisco, CA, USA, June 2006, pp.545-548
 [13] V. Aaron, « A subthreshold low-noise amplifier optimized for ultra-low -power applications in the ISM band", *IEEE MTT*, Vol. 56, N°2, pp. 286-292, feb. 2008
 [14] J. Li, S. Hassan "A 0.7 V 850μW CMOS LNA for UHF RFID reader", *MOTL*, Vol. 52, N°12, pp. 2780-2782, dec. 2010
 [15] C.J. Jeong, W. Qu, Y. Sun, D.Y. Soon, S.K. Han, S.G. Lee "A 1.5 V, 140 μA CMOS Ultra Low Power Common Gate LNA", *IEEE RFIC*, Baltimore, USA, June 2011, pp. 203-206

Ultra Low Power LNA

Comparison with the state of art

★ This work ⇒ SBI

■ This work ⇒ Cascode



[10] A. Sharneli "A novel Ultra Low Power Low Noise Amplifier using Differential Inductor Feedback", *IEEE ESSCIRC*, Montreux, Switzerland, Sep. 2006, pp.352-355

[11] B. G. Perumana, "A fully monolithic 260-μW, 1-GHz subthreshold low noise amplifier," *IEEE MiWCL*, Vol. 15, N° 6, pp. 428-430, June 2005.

[12] H. Lee, "A 3 GHz subthreshold CMOS low noise amplifier," *IEEE RFIC Symposium*, San Francisco, CA, USA, June 2006, pp.545-548

[13] V. Aaron, « A subthreshold low-noise amplifier optimized for ultra-low-power applications in the ISM band », *IEEE MTT*, Vol. 56, N°2, pp. 286-292, feb. 2008

[14] J. Li, S. Hassan "A 0.7 V 850μW CMOS LNA for UHF RFID reader", *MOTL*, Vol. 52, N°12, pp. 2780-2782, dec. 2010

[15] C.J. Jeong, W. Qu, Y. Sun, D.Y. Soon, S.K. Han, S.G. Lee "A 1.5 V, 140 μA CMOS Ultra Low Power Common Gate LNA", *IEEE RFIC*, Baltimore, USA, June 2011, pp. 203-206

OUTLINE




- Context
- From analog to RF Metric
- Low Noise Amplifier Implementation
- **Conclusions & Perspectives**

Conclusions & Perspectives

RF Building Block Design Methodology

Case of study → LNA




Conclusions & Perspectives

RF Building Block Design Methodology

To do → Mixer, Oscillator...


65nm → 28nm



Conclusions & Perspectives

RF CMOS biasing in future nodes

□ $FOM_{RFblock@transistor}$ versus technology scaling ?



➔ **A matter of Device Modelling**