



High-Voltage MOSFET compact modelling

The nano-tera.ch Workshop on the Next Generation MOSFET Compact Models

Antonios Bazigos, François Krummenacher, Jean-Michel Sallese École Polytechnique Fédérale de Lausanne

15.12.2011





Why am I here?

- Ph.D. Thesis: MOSFET Compact Modelling
 - NTUA, Greece
 - Director: Prof. Matthias Bucher (TUC)
 - Development and implementation of the EKV3 model
 - Collaboration between EPFL, NTUA and TUC





Why am I talking about HV-MOS?

- COMON project (2009 2012)
 - COmpact MOdelling Network
 - Post-Doc Researcher
 - Dr. Jean-Michel Sallese (Supervisor)
 - Dr. François Krummenacher
- Three WorkGroups:
 - WG1: Multiple-Gate SOI MOSFETs
 - WG2: High Voltage MOSFETs
 - WG3: Advanced III-V HEMTs





ACKNOWLEDG SUPPORTED COMMUNITY'S PROGRAM''' NETWORK GRANT Nº 218	EMENT: THI BY THE MARIE CUP COMPACT M COMON)" 255.	S WORK WAS EUROPEAN RIE IAPP MODELLING UNDER





Where am I working now?

- NANOLAB
 - Nanoelectronic Devices Laboratory
 - Prof. Adrian Ionescu
 - September 2011
- Modelling and Simulation
 - NEMS/MEMS
 - Verilog-A
 - Numerical Simulations







Target of WG2 (COMON)

- Development / Implementation of a compact model for High-Voltage MOSFET
- Key partners
 - austriamicrosystems
 - Dolphin Integration
 - Simulator: SMASH







Previous Work at EPFL

- Ph.D. Theses
 - [1] C. Anghel, "High voltage devices for standard MOS technologies," EPFL, Lausanne, 2004.
 - [2] N. Hefyene, "Electrical characterization and modelling of lateral DMOS transistor," EPFL, Lausanne, 2005.
 - [3] Y. S. Chauhan, "Compact modeling of high voltage MOSFETs," EPFL, Lausanne, 2007.
- Articles
 - [4] C. Anghel et al., "New method for threshold voltage extraction of high-voltage MOSFETs based on gate-to-drain capacitance measurement," Electron Device Letters, IEEE, vol. 27, no. 7, pp. 602-604, Jul. 2006.
 - [5] Y. S. Chauhan, F. Krummenacher, R. Gillon, B. Bakeroot, M. J. Declercq, and A. M. Ionescu, "Compact Modeling of Lateral Nonuniform Doping in High-Voltage MOSFETs," IEEE Transactions on Electron Devices, v.54, n.6, pp.1527-1539, Jun. 2007
 - [6] N. Hefyene, J. M. Sallese, C. Anghel, A. M. Ionescu, S. F. Frere, and R. Gillon, "EKV Compact Model Extension for HV Lateral DMOS Transistors," in ASDAM 2002, 2002.
 - [7] Y. S. Chauhan, R. Gillon, M. J. Declercq, and A. M. Ionescu, "Impact of Lateral Nonuniform Doping and Hot Carrier Injection on Capacitance Behavior of High Voltage MOSFETs," IETE Technical Review, vol. 25, no. 5, pp. 244-250, 2008.
 - [8] Y. S. Chauhan et al., "Scalable general high voltage MOSFET model including quasi-saturation and self-heating effects," Solid-State Electronics, vol. 50, no. 11-12, pp. 1801-1813, Nov. 2006.
 - [9] Y. S. Chauhan, R. Gillon, B. Bakeroot, F. Krummenacher, M. J. Declercq, and A. M. Ionescu, "An EKV-based high voltage MOSFET model with improved mobility and drift model," Solid-State Electronics, vol.51, n.11-12, pp. 1581-1588, Nov. 2007





General outline of work

- Implementation of a HV-MOS compact model
- Verified the model against
 - $\circ\,$ new measurements from AMS
 - TCAD simulations
- Worked on Parameter Extraction Methodology
- Published the work
 - 1 Journal publication (DC model)
 - 1 more is currently under review (RF model)
 - 2 Workshops



Typical Structure of HV-MOS

- HV-MOS: 2 parts
 - $\circ~$ Connection point: 'K'
 - Doping changes type
 - Between channel and drift
- Low-voltage part [1]
 - inner MOSFET
 - inner drain is 'K'
- High-voltage part [2]
 - $\circ~$ Drift region
 - A physics-based model
- [1] Y. Chauhan, F. Krummenacher, R. Gillon, B. Bakeroot, M. Declercq, and A. Ionescu, "Compact Modeling of Lateral Nonuniform Doping in High-Voltage MOSFETs," Electron Devices, IEEE Transactions on, vol. 54, no. 6, pp. 1527–1539, June 2007.
- [2] A. Bazigos, F. Krummenacher, J.-M. Sallese, M. Bucher, E. Seebacher, W. Posch, K. Molnár and M. Tang, "A physics-based analytical compact model for the Drift region of the HV-MOSFET" Electron Devices, IEEE Transactions on, Accepted for publication, doi: 10.1109/TED.2011.2119487





epletion Regior

x-axis

y=0

y=L_{DK}

y-axis

high-voltage part

drift region

x=L

 N_{DK}

 N^+

-Z_{DK}-

high-voltage part

drift region

low-voltage part

inner MOS

В

From "1×2D" to "2×1D"

x=0 HV-MOS: 2D problem Source Gate • Split into 2 axes N^+ • x-axis: inner MOS K-point P type - Bulk Source to 'K' Drain \rightarrow y-axis: DRIFT region • 'K' to Drain • Simplified HV-MOS: G low-voltage part inner MOS two 1D problems Solution possible K





Parts of the macromodel

- Low-voltage part / inner MOS
 - any compact MOSFET model
 - Lateral Non-Uniform Doping
- High-voltage part / DRIFT region
 - A physics-based analytical compact model
 - Charge and potential analysis
 - Poisson's equation
 - Boltzmann's equation
 - drift-diffusion model





Low-voltage part: Inner MOS

- Compact MOSFET model
 - Lateral Non-Uniform doping
 - Temperature dependence
 - Common temperature with DRIFT region
 - Self-heating effect
 - Second order mobility reduction due to vertical field
 - Geometry scaling
 - Velocity saturation
 - Channel length modulation
 - Subthreshold barrier lowering





Key points of the DRIFT region model

- The electrostatic behaviour of the device depends on its current $\sqrt{2^2 + 2^2 + 2^2} = \sqrt{4 + \frac{1}{2} + \frac{1}{2}}$
 - $\delta^2 \varepsilon_d^2 \varepsilon_k^2 = 1 e^{\psi_k v_{bi} v_k} + i \left(1 + \frac{\psi_d \psi_k}{\varepsilon_c} \right) \psi_d \psi_k$
- The charge in DRIFT region (q_{dk}) is the sum of
 - \circ q_d: Charge in depleted region
 - \circ q_k: Charge sheet just below thin oxide
 - Linear relation with ψ_k
 - Always negative









Bottom line of the DRIFT region model

- Current is expressed as a function of
 - $\,\circ\,$ Drift region difference potential: V_{DK}
 - Mobility high field reduction model (1st order)
 - $\circ\,$ the average charge density of the DRIFT region
 - \bullet a function of V_{GK} and V_{DK}
 - Continuous expression
 - \circ accumulation
 - depletion
 - denormalization factor

$$I_{DK} = I_{DK,0} \cdot \eta_{avg} \cdot \frac{v_d - v_k}{1 + \frac{v_d - v_k}{\varepsilon_c}}$$





Higher order effects: DRIFT region

- Around the core model for DRIFT region
 - Temperature dependence
 - $\circ\,$ Self-heating effect
 - Quasi-saturation
 - Impact ionization current

0 ...

$\circ\,$... building up a full DRIFT region model



Numerical Simulations: I_D vs. V_G



Antonios Bazigos



Numerical Simulations: I_D vs. V_D





DC Measurements: I_D vs. V_G , V_{DS} =0.1V





DC Measurements: I_D vs. V_G , V_{DS} =35V





DC Measurements: I_D vs. V_D







This page is removed from the online version of the presentation, because it contains unpublished results.





This page is removed from the online version of the presentation, because it contains unpublished results.





This page is removed from the online version of the presentation, because it contains unpublished results.





Parameter Extraction Guidelines





Parameter list (1/2)

Name	Value	Min	Max	Short Description / Notes	Unit	Name	Value	Min	Max	Short Description / Notes	Unit
Instance Pa	rameters					Mobility Pa	arameters				
W	40·10 ⁻⁶	0	∞	Drawn device Width (Width of gate region).	m	U0	600	0	8	Low-field mobility. If U0 = 0 then KP is used.	cm²/Vs
L	10 ⁻⁶	0	∞	Drawn device Length (Length of gate region).	m	КР	0	0	8	Low-field transconductance factor.	A/V ²
Flags and Se	etup Para	meters				Mobility R	eduction due	to Vertical	Field		
ТҮРЕ	1	-1	1	Channel type selector. TYPE = $+1$ for NMOS.	_	EO	150·10 ⁶	1	~	1st-order mobility reduction characteristic field.	V/m
	-	-	-	TYPE = -1 for PMOS.		E1	200·10 ⁶	1	~	2nd-order mobility reduction characteristic field.	V/m
SHNET	1	0	1	Internal Self-Heating network: SHNET = 0 for Self- Heating OFF, SHNET = 1 for Self-Heating ON.	-	ETA	0.6	0	1	\boldsymbol{Q}_{b} vs. \boldsymbol{Q}_{i} weight coefficient for the vertical field calculation.	-
						Bias Dependence and Length Scaling of Equivalent Pinch-Off Voltage Gradient					
				Low Voltage Part		DGC1	0.25	0	1	Bulk doping gradient 1st-order inversion scaling coefficient.	-
Main Physic	cal and Ele	ectrical P	aramet	ers		DGC2	0	0	1	Bulk doping gradient 2nd-order inversion scaling coefficient.	-
тох	50·10 ⁻⁹	0	~	Gate oxide thickness. If TOX = 0 then COX is used.	m	DGE	0.5	0	1	Bulk doping gradient length scaling exponent.	-
сох	0.7.10-3	0	∞	Gate oxide capacitance per unit area.	F/m ²	Non-Uniform Doping Length Scaling Factor for Intermediate and Long Channel Devices					
VFR		-00	× ∞	Flat-Band voltage at source end of channel. If VFB = -10^3 then VTO is used.	., V	LDG	10-6	10 ⁻⁹	8	Bulk doping gradient characteristic length.	m
VID	1.1	100			v	Geometrical Parameters (Short and Narrow Channel Corrections)					
VT0	0.8	-∞	∞	Zero-bias Threshold voltage.	v	DL	0	0	8	Length offset of gate oxide region.	m
NSUR	10 ¹⁷	0	00	Bulk doning concentration at source end of channel. If	cm-3	DW	0	0	8	Width offset of gate oxide region.	m
NJOB	10	0		NSUB = 0 then GAMMA is used.	CIII	DWD	0	0	8	Width offset of drift region.	m
GAMMA	05	0	∞	Body effect factor at source side of channel	V1/2	Reverse Short Channel Effect					
PHIF	0	0	~	Bulk Fermi notential at source end of channel. If	v	LR	0.1.10-6	0	8	Reverse short channel characteristic length.	m
		0		PHIF = 0 then NSUB or GAMMA is used for the Fermi potential calculation.	·	QLR	0	-∞	8	Reverse short channel Threshold voltage coefficient.	C/m ²
						NLR	0	-∞	8	Reverse short channel body effect coefficient.	F/m ²
DVFB	0	-∞	∞	Flat-Band voltage offset between source and drain end	V	Subthreshold Barrier Lowering					
				of channel. If DVFB = -10 ³ then DVT is used, but then VT0 must also be used.		ETAS	0.5	0	2	Subthreshold barrier lowering characteristic length coefficient.	-
						SIGMAS	0.1	0	2	Subthreshold barrier lowering body bias coefficient.	-
DVT0	0	-∞	∞	 Threshold voltage offset between source and drain end of channel. 	V	ALPHAS	1	0	5	Subthreshold barrier lowering smoothing coefficient.	-
						BETAS	0.1	0	1	Subthreshold barrier lowering scaling factor.	-
NSUBK	10 ¹⁷	0	∞	∞ Bulk doping concentration at drain end of channel (K-	cm⁻³	Velocity Sa	turation				
				Point). If NSUBK = 0 then GAMMAK is used.		VSAT	0	0	8	Saturation velocity. If VSAT = 0 then UCRIT is used.	m/s
GAMMAK	0.5	0	~	Body effect factor at drain end of channel (K-Point).	V ^{1/2}	UCRIT	3·10 ⁻⁶	1	~	Longitudinal critical field.	V/m
PHIFK	0	0	~	Bulk Fermi potential at drain end of channel. If	V	V Channel Length Modulation					
				PHIFK = 0 then NSUBK or GAMMAK is used for the		LAMBDA	0	0	8	Lambda factor for channel length modulation.	-
				Fermi potential calculation.		LC	30·10 ⁻⁹	0	8	Characteristic length for channel length modulation.	m



Parameter list (2/2)

Name	Value	Min	Max	Short Description / Notes	Unit	Name	Value	Min	Max	Short Description / Notes	Unit
				Drift Region		Impact Ioniz	ation Curi	rent			
Geometrica	l Paramete	ers				IBA	0	0	~	First impact ionization coefficient.	1/m
LDR	4·10 ⁻⁶	0	∞	Length of depleted drift region.	m	IBB	50·10 ⁶	106	~	Second impact ionization coefficient.	V/m
TDRL	0.8·10 ⁻⁶	0	∞	Current flow thickness in drift region at low V_{DS} .	m	IBN	1	0	~	Saturation voltage factor for impact ionization.	-
TDRH	0.5·10 ⁻⁶	0	~	Current flow thickness in drift region at high V_{DS} .	m	IBH1	1	0	∞	High-current roll-off factor for impact ionization.	-
TDRLS	0	-∞	8	Low V _{Ds} body bias sensitivity of drift current flow thickness.	1/V	IBH2 Self-Heating	1	0	8	High-current roll-off exponent for impact ionization.	-
TDRHS	0	-∞	∞	High V_{DS} body bias sensitivity of drift current flow	1/V	RTH	0	0	~	Thermal resistance at zero injected power.	°C/W
				thickness.		СТН	0	0	∞	Thermal capacitance.	s∙W/°
Gate Overla	p Length C	Over The	Drift R	egion (used in AC behaviour)							C
LOVD	0	0	~	Thin oxide gate extension over drift region.	m	Temperatur	e Paramet	ters			
Charge-She	et Accumu	lation La	yer Thi	ckness (used in AC behaviour)		TNOM	27	-273.15	8	Reference temperature.	°C
DACC	20·10 ⁻⁹	10-9	LDR	Charge-sheet accumulation layer thickness.	m	TCVT0	0	-00	:∞	Temperature coefficient of threshold voltage (VT0).	V/°C
Main Physical and Electrical Parameters				cm-3	TCDVT0	0	-∞	8	Temperature coefficient of threshold voltage offset between source and drain end of channel (DVT0).	V/°C	
NUNIFI	2.10-0	0	~	GAMMAD is used.	CIII	TCVFB	0	-∞	~	Temperature coefficient of Flat-Band Voltage (VFB).	V/°C
GAMMAD	0	0	8	Drift region modulation factor.	V ^{1/2}	TCDVFB	0	-∞	8	Temperature coefficient of Flat-Band Voltage offset between source and drain end of channel (DVFB).	V/°C
PHIFD	0	0	~	Drift region Fermi potential. If PHIFD = 0 then NDRIFT or	V	TCRTH	0	-1	1	Temperature coefficient of RTH.	°C-1
				GAMIMAD IS used for the Fermi Potential Calculation.		BEX	-1.5	-∞	~	Mobility temperature exponent (U0).	-
WODDINE Par	rameters	0			244	BDREX	-1.5	-∞	~	Drift region mobility temperature exponent (U0DR).	-
UUDR	600	0	∞	Drift region low-field mobility. If UODR = 0 then KPDR is	cm²/V	UCEX	1.5	-∞	~	Longitudinal critical field temperature exponent (UCRIT).	-
KPDR	0	0	8	Drift region low-field transconductance factor.	A/V ²	UCDREX	1	-∞	8	Drift region longitudinal critical field temperature exponent (UCDR).	-
Velocity Sat	uration					EOEX	0	-∞	~	Temperature exponent for E0.	-
VSATDR	0	0	8	 Saturation velocity in drift. If VSATDR = 0 then UCDR is 	m/s	E1EX	0	-∞	~	Temperature exponent for E1.	-
				used.		TCNMAX	0	-1	1	Temperature coefficient of NMAX.	°C-1
UCDR	3.10₀	1.0	∞	Longitudinal critical field in drift region.	V/m	TCETAS	0	-1	1	Temperature coefficient of ETAS.	°C-1
Quasi-Satur	ation	_				TCTDRL	0	-1	1	Temperature coefficient of TDRL.	°C-1
ATDR	1	0	~	Quasi-saturation smoothing factor.	-	TCTDRH	0	-1	1	Temperature coefficient of TDRH.	°C-1
BTDR	0.3	0	8	Quasi-saturation fine-tuning coefficient.	-	TCATDR	0	-1	1	Temperature coefficient of ATDR.	°C-1
Maximum Doping at the Drain Side					TCBTDR	0	-1	1	Temperature coefficient of BTDR.	°C-1	
NMAX	10	0	~	Maximum relative carrier concentration in the drift.	-	IBBT	0	-1	1	Temperature coefficient of IBB.	°C-1





Implementation of the HV-MOS model

- Verilog-A code
 - Current Version: 1.105 (07 June 2011)
 - Version 1.101 (25 May 2010), Version 1.100 (23 April 2010)
 - Hierarchical structure
 - 1 main file (~1000 lines)
 - 9 called-in include files (~2000 lines)
 - variables, parameters, helping and debugging functions
 - Documentation (draft) available for v1.105 (25 July 2011)
 - Parameter extraction general guidelines





One code for Two parts

- The code covers the whole HV-MOS device
 - Inner MOS / DRIFT region / Internal node 'K'
 - Simplicity
 - Many things in common
 - Reader friendly: Seeing both parts in parallel
 - $\circ\,$ Single device with 2 parts
 - go together like a horse and carriage
 - Not 2 devices connected



References

[1] A. Bazigos, F. Krummenacher, J.-M. Sallese, M. Bucher, E. Seebacher, W. Posch, K. Molnar, M. Tang, "A physics-based analytical compact model for the Drift region of the HV-MOSFET", IEEE TED, Vol. 58, No 6, pp. 1710-1721, June 2011.

[2] A. Bazigos, F. Krummenacher, J.-M. Sallese, "Recent Developments on the EPFL - High Voltage MOSFET Model (EPFL-HVMOS)", Poster Presentation at MOS-AK/GSA ESSDERC/ESSCIRC, Workshop 2010, Sept. 17, Seville

[3] A. Bazigos, F. Krummenacher, J.-M. Sallese, "I-V and C-V Results of the EPFL-High Voltage MOSFET Model (EPFL-HVMOS)", Presentation at MOS-AK Workshop 2011, 7-8 April 2011, Paris.

[4] L. T. Su, D. A. Antoniadis, N. D. Arora, B. S. Doyle, D. B. Krakauer, "SPICE model and parameters for fully-depleted SOI MOSFET's including self-heating", EDL, IEEE, vol. 15, no. 10, pp. 374-376, Oct 1994, doi: 10.1109/55.320972

[5] C. Anghel, R. Gillon, A. M. Ionescu, "Self-heating characterization and extraction method for thermal resistance and capacitance in HV MOSFETs", EDL, IEEE , vol.25, no.3, pp. 141-143, March 2004, doi: 10.1109/LED.2003.821669

[6] Y. Chauhan, F. Krummenacher, R. Gillon, B. Bakeroot, M. Declercq, and A. Ionescu, "Compact Modeling of Lateral Nonuniform Doping in High-Voltage MOSFETs," IEEE TED, vol. 54, no. 6, pp. 1527-1539, Jun. 2007.

[7] Y. Tsividis, C. McAndrew, "Operation and Modeling of the Mos Transistor", Oxford University Press, The Oxford Series in Electrical and Computer Engineering, ISBN: 9780195170153, 2010

[8] A. S. Roy, Y. S. Chauhan, C. C. Enz, J.-M. Sallese, A. Ionescu, M. Declercq, "Partitioning Schemes in the Lateral Asymmetric MOSFET," Proc. of the European Solid-State Dev. Res. Conf. (ESSDERC), pp. 307-310, Montreux, Sept. 2006.
[9] M. Bucher, A. Bazigos, F. Krummenacher, J.-M. Sallese, C. Enz, "EKV3.0: An Advanced Charge Based MOS Transistor Model", Ch. 3, in W. Grabinski, B. Nauwelaers, D. Schreurs, Editors, "Transistor Level Modeling for Analog/RF IC Design"
[10] M. Bucher, D. Diamantakos, A. Bazigos, F. Krummenacher, "Design-oriented Characterization and Parameter Extraction Methodologies for the EKV3 MOSFET Model", NANOTECH 2007 Workshop on Compact Modeling, May 22-24, [11] Internet site: http://ekv.epfl.ch/

[12] M. Bucher, A. Bazigos, S. Yoshitomi, N. Itoh, "A Scalable Advanced RF IC Design-Oriented MOSFET Model", International Journal of RF and Microwave Computer-Aided Engineering, Vol. 18, No 4, pp. 314-325, 2008.

[13] C. Enz, "An MOS transistor model for RF IC design valid in all regions of operation", Microwave Theory and Techniques, IEEE Transactions on, vol.50, no.1, pp. 342-359, Jan 2002, doi: 10.1109/22.981286

[14] R. A. Bianchi, C. Raynaud, F. Blanchet, F. Monsieur, and O. Noblanc, "High voltage devices in advanced CMOS technologies", in Custom Integrated Circuits Conference, 2009. CICC '09. IEEE, Sep. 2009, pp. 363 - 370.

[15] J. A. van der Pol, A. W. Ludikhuize, H. G. A. Huizing, B. van Velzen, R. J. E. Hueting, J. F. Mom, G. van Lijnschoten, G. J. J. Hessels, E. F. Hooghoudt, R. van Huizen, M. J. Swanenberg, J. H. H. A. Egbers, F. van den Elshout, J. J. Koning, H. Schligtenhorst, and J. Soeteman, "A-BCD: An economic 100V RESURF silicon-on-insulator BCD technology for consumer and automotive applications", in Power Semiconductor Devices and ICs, 2000. pp. 327 - 330.

[16] G. Toulon, I. Corts, F. Morancho, E. Hugonnard-Bruyre, B. Villard, and W. Toren, "Design and optimization of high voltage LDMOS transistors on 0.18um SOI CMOS technology", Solid-State Electronics, vol. 61, no. 1, pp. 111 - 115, 2011.
[17] J. Ma and L. Yang, "High-voltage MOSFET modeling and simulation considerations", in Solid-State and Integrated-

Circuit Technology, 2008. ICSICT 2008. 9th International Conference on, Oct. 2008, pp. 280 -283.

[18] M. Gross, M. Stoisiek, T. Uhlig, C. Ellmers, and F. Furnhammer, "Lateral HV-MOS transistors (50V) for integration in a 0.18 um CMOS-process", in ESSDERC 2007. 37th European, Sep. 2007, pp. 179-182.

[19] P. Wilson, "A novel high voltage RF vertical MOSFET for high power applications", in EDMO 2002, pp. 95-100, Manchester, Nov. 18-19, 2002.

[20] H. M. Nemati, C. Fager, M. Thorsell, and H. Zirath, "High-Efficiency LDMOS Power-Amplifier Design at 1 GHz Using an Optimized Transistor Model", Microwave Theory And Techniques, IEEE, vol. 57, no. 7, pp. 1647 - 1654, Jul. 2009.

[21] W.-J. Hwang, S.-W. Shin, G.-W. Choi, H.-J. Kim, and J.-J. Choi, "2.46 GHz solid-state high-power oscillator with planar cavity resonator", in Microwave Conference, 2008. APMC 2008. Asia-Pacific, Dec. 2008, pp. 1 - 4.

[22] A. Canepari, G. Bertrand, A. Giry, M. Minondo, F. Blanchet, H. Jaouen, B. Reynard, N. Jourdan, and J. P. Chante, "LDMOS modeling for analog and RF circuit design", in ESSDERC 2005. Proc. of 35th European, Sep. 2005, pp. 469 - 472. [23] Y. S. Chauhan, R. Gillon, B. Bakeroot, F. Krummenacher, M. Declercq, and A. M. Ionescu, "An EKV-based high voltage MOSFET model with improved mobility and drift model", Solid-State Electronics, vol. 51, no. 11-12, pp. 1581 -1588, 2007, special Issue: Papers Selected from ESSDERC'06.

[24] S. F. Frere, P. Moens, B. Desoete, D. Wojciechowski, and A. J. Walton, "An improved LDMOS transistor model that accurately predicts capacitance for all bias conditions", in ICMTS 2005. Apr. 2005, pp. 75 - 79.

[25] Y. S. Chauhan, "Compact modeling of High Voltage MOSFETs", (No 3915) Ph.D. dissertation, EPFL, Dec. 2007.

[26] C. Anghel, "High Voltage Devices for standard MOS Technologies - Characterisation and Modelling", (No 3116) Ph.D. dissertation, EPFL, Oct. 2004.

[27] A. C. T. Aarts and W. J. Kloosterman, "Compact modeling of high-voltage LDMOS devices including quasisaturation", IEEE Transactions on Electron Devices, vol. 53, no. 4, pp. 897 - 902, Apr. 2006.

[28] A. Aarts, N. D'Halleweyn, and R. van Langevelde, "A surface-potential-based high-voltage compact LDMOS transistor model", IEEE Transactions on Electron Devices, vol. 54, no. 5, pp. 999-1007, May 2005.

[29] H. J. Mattausch, T. Kajiwara, M. Yokomichi, T. Sakuda, Y. Oritsuki, M. Miyake, N. Sadachika, H. Kikuchihara, U. Feldmann, and M. Miura-Mattausch, "HiSIM-HV: A compact model for simulation of High-Voltage-MOSFET circuits", in ICSICT 2008, Oct. 2008, pp. 276 - 279.

[30] Y. Oritsuki, M. Yokomichi, T. Kajiwara, A. Tanaka, N. Sadachika, M. Miyake, H. Kikuchihara, K. Johguchi, U. Feldmann, H. J. Mattausch, and M. Miura-Mattausch, "HiSIM-HV: A Compact Model for Simulation of High-Voltage MOSFET Circuits", Electron Devices, IEEE Transactions on, no. 99, pp. 1 - 8, 2010.

[31] Y. Oritsuki, M. Yokomichi, T. Kajiwara, A. Tanaka, N. Sadachika, M. Miyake, H. Kikuchihara, K. Johguchi, U. Feldmann, H. J. Mattausch, and M. Miura-Mattausch, "HiSIM-HV: A Compact Model for Simulation of High-Voltage MOSFET Circuits", Electron Devices, IEEE Transactions on, no. 99, pp. 1 - 8, 2010.

[32] M. Knaipp, G. Rohrer, R. Minixhofer, and E. Seebacher, "Investigations on the High Current behavior of Lateral Diffused High-Voltage Transistors", Electron Devices, IEEE Transactions on, vol. 51, no. 10, pp. 1711 - 1720, Oct. 2004.
 [33] T. Myong, E. Nichiba, S. Kikushi, K. Juster, T. G. Likika, and K. S. Kikushi, K

[33] T. Myono, E. Nishibe, S. Kikuchi, K. Iwatsu, T. Suzuki, Y. Sasaki, K. Itoh, and H. Kobayashi, "Modelling technique for uni-directional HVMOS devices based on BSIM3v3", Electronics Letters, vol. 35, no. 14, pp. 1200 - 1201, Jul. 1999.

[34] T. Myono, E. Nishibe, K. Iwatsu, S. Kikuchi, T. Suzuki, Y. Sasaki, K. Itoh, and H. Kobayashi, "Modelling technique for High-Voltage MOS devices with BSIM3v3", Electronics Letters, vol. 34, no. 18, pp. 1790 - 1791, Sep. 1998.

[35] C. Na, W. Rui, and Z. Guoxiang, "A new modeling and parameter extraction technique for uni-directional High-Voltage MOS devices", in Proc. 5th Int. Conf. ASIC, Oct. 2003, vol. 2, pp. 984–987.

[36] C. Anghel, N. Hefyene, A. M. Ionescu, M. Vermandel, B. Bakeroot, J. Doutreloigne, R. Gillon, S. Frere, C. Maier, and Y. Mourier, "Investigations and Physical Modelling of Saturation Effects in Lateral DMOS Transistor Architectures Based on the Concept of Intrinsic Drain Voltage", Solid-State Device Research Conference, 2001. Proceeding of the 31st European, pp. 399- 402, 11 - 13 Sep. 2001

[37] N. Hefyene, E. Vestiel, B. Bakeroot, C. Anghel, S. Frere, A. M. Ionescu, and R. Gillon, "Bias-dependent drift resistance modeling for accurate DC and AC simulation of asymmetric HV-MOSFET", Simulation of Semiconductor Processes and Devices, 2002. SISPAD 2002. International Conference on , vol., no., pp. 203- 206, 2002

[38] N. Hefyene, J. M. Sallese, C. Anghel, A. M. Ionescu, S. F. Frere, and R. Gillon, "EKV compact model extension for HV lateral DMOS transistors", Advanced Semiconductor Devices and Microsystems, 2002, pp. 345 - 348, 14 -16 Oct. 2002 [20] W. Grabiacki and T. Grabiacki and T.

[39] W. Grabinski and T. Gneiting, Eds., "POWER/HVMOS Devices Compact Modeling", Springer, 2010.

[40] D. Ward and R. Dutton, "Charge-Oriented Model for MOS-Transistor Capacitances" IEEE Journal Of Solid-State Circuits, vol. 13, no. 5, pp. 703 - 708, 1978.

[41] S.-Y. Oh, D. Ward, and R. Dutton, "Transient analysis of MOS transistors", Electron Devices, IEEE Transactions on, vol. 27, no. 8, pp. 1571 - 1578, Aug 1980.

[42] A. S. Roy, C. C. Enz, and J.-M. Sallese, "Source-drain partitioning in MOSFET", IEEE Transactions on Electron Devices, vol. 54, no. 6, pp. 1384 - 1393, Jun. 2007.

[43] J. Brews, "Charge-Sheet Model of MOSFET", Solid-State Electronics, vol. 21, no. 2, pp. 345 - 355, 1978.

[44] C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS-Transistor Model valid in all regions of operation and dedicated to low-voltage and low-current applications", Analog Integrated Circuits and Signal Processing, vol. 8, no. 1, pp. 83 - 114, Jul. 1995.

[45] I. Kwon, M. Je, K. Lee, and H. Shin, "A simple and analytical parameter-extraction method of a microwave MOSFET", Microwave Theory and Techniques, IEEE Transactions on, vol. 50, no. 6, pp. 1503 -1509, Jun. 2002.

[46] G. A.Ivarez Botero, R. Torres-Torres, and R. Murphy-Arteaga, "Using S-parameter measurements to determine the threshold voltage, gain factor, and mobility degradation factor for microwave bulk-MOSFETs", Microelectronics Reliability, vol. 51, no. 2, pp. 342 - 349, 2011, 2010 ROCS Workshop; Prognostics and Health Management.

[47] S.-M. Jen, C. Enz, D. Pehlke, M. Schroter, and B. Sheu, "Accurate modeling and parameter extraction for MOS transistors valid up to 10 GHz", Electron Devices, IEEE Transactions on, vol. 46, no. 11, pp. 2217 - 2227, Nov. 1999.

[48] M.-A. Chalkiadaki and M. Bucher, "Large-signal RF modelling of MOSFETs with the EKV3 MOSFET model", Journal of Telecommunications and Information Technology (JTIT), vol. 1/2010, pp. 25 - 28, 2010.





Thank you for your attention

• Special thanks to:

Benjamin Iniguez, Bodgan Nae, Cedric Valla, Christophe Lallement, Costin Anghel, Daniel Tomaszewski, Denis Flandre, Ehrenfried Seebacher, Francois Krummenacher, Frank Schwierz, Frederic Poullet, Gilles Depeyrot, Isabelle Buzzi, Jean-Michel Sallese, Joachim Assenmacher, Karin Jaymes, Kund Molnar, Maria-Anna Chalkiadaki, Matthias Bucher, Mingchun Tang, Nikos Mavredakis, Reiner Kress, Rene Zingg, Romain Ritzenthaler, Sadi Toufik, Thomas Gneiting, Tor Arne Fjeldly, Trond Ytterdal, Udit Monga, Walter Pflanzl, Werner Posch, Wladek Grabinski, Yakupov Marat, Yogesh Singh Chauhan

