




Compact Model Standardization and Implementation Using Verilog-A



Outline

- Motivation
- Compact Model Standardization
 - Present, Status and Future
- Benefits Using Verilog-A
- Procedures and Tools
 - Spice-LS
 - Paragon
 - ADMS
 - Tiburon
- Summary

Motivation

Simulation & MODELING

Standardizing Compact Models for IC Simulation

By Britt Brooks

The idea of standard compact (SPICE-like) model equations has gained support recently throughout the semiconductor industry. In the past, compact models have been developed independently either by a single company or by a university or research group. These models have lacked diverse technology coverage and normally were not fully tested or productized. The concept of standardization is embraced by the semiconductor industry in several other areas, yet simulation has lagged behind due to the difficult notion of standardizing software. In this article, the idea of a standard compact model will be described as well as the industry consortium supporting the stan-

and redesign it based upon the testing results. The original program has been updated in several ways and has spawned many similar programs all with the same intent—simulating a circuit without fabricating it first.

As the semiconductor industry grew and new technologies were introduced, a need for electrical models that SPICE could use for simulation grew accordingly. Many companies addressed this need by focused model-development groups with the results being used internally as proprietary models. Companies that did not have the luxury of investing many man years of effort into model development depended on the models inherent

COMPACT MODEL

A SPICE model is considered a compact model because of the methods used to develop the equations and coefficients for the electrical representation of the physical behavior of a device. The term *compact* is used because these equations are simplified based upon several assumptions that are made when developing model equations. Many of the equations in today's compact models would seem brief or simplified; however, assumptions are still needed to allow unique solutions that can be used in SPICE programs.

Figure 1 shows the development cycle of a compact model. A model developer uses


etary. Once the cost of development and support of these models in external tools became too great, a new alternative was chosen: the standard model.

STANDARDIZATION


Standards are documented agreements containing technical specifications or other precise criteria to be used consistently as rules, guidelines, or definitions of characteristics, to ensure that materials, products, processes, and services are fit for their purpose [3]. A very simple example is a ruler. A ruler is simply a standard for length measurement. The standard ruler can be used to measure a variety of items; however, certain measurements may require more precision or a much greater capability than a simple ruler can supply, such as measuring a football field or the thickness of a human hair.

Compact Model Standardization

Present






Compact Model Standardization Status





Compact Model Standardization

Future




Ranges of AMS Modeling





Behavioral Languages



The voltage across this device is determined by the simulator. The current through it is defined by the device characteristic equation:

$$i = \frac{V}{R_{\text{nom}}}$$

MAST:

```
template resistor p m = Rnom  
electrical p, m
```

```
number Rnom
```


```
{  
branch v=v(p, m), i=i(p->m)  
equations {  
    i = v / Rnom  
}  
}
```

VHDL-AMS:

```
use work.electrical_systems.all;  
entity resistor is  
generic (  
    Rnom : real); -- resistance value  
port (  
    terminal p, -- positive pin  
        m : electrical); -- minus pin  
end entity resistor;  
architecture simple of resistor is  
quantity v across i through p to m;  
begin  
    i == v / Rnom;  
end architecture simple;
```

Verilog-A:


```
`include "std.vah"  
module resistor (p, n);  
  
parameter real Rnom=0 // in Ohms  
  
inout p,n;  
electrical p, m;  
  
analog  
    I(p,n) <+ V(p,n) / Rnom;  
endmodule
```



Input Deck with Verilog-A

```
* EKV long channel MOSFET Model
* using Verilog-A
.verilog "ekv.va"
vd 1 0 3
vg 2 0 5
vb 4 0 0
xekv 1 2 0 4 ekv L=20E-6 W=20E-6
.dc vd 0 5 0.1
.end
```

- EKV Verilog-A example:
 - <http://legwww.epfl.ch/ekv/verilog-a/>



EKV Verilog-A Model

```
`include "std.va"
`include "const.va"
// ****
// * EKV MOS model (long channel)
// * http://legwww.epfl.ch/ekv
// ****
module ekv(d,g,s,b);
//
// Node definitions
inout d,g,s,b ; // external nodes
electrical d,g,s,b ; // external nodes
//
//*** Local variables
real x, VG, VS, VD, VGprime, VP;
real beta, n, iff, ir, Ispec, Id;
//
//*** model parameter definitions
parameter real L      = 10E-6 from[0.0:inf];
parameter real W      = 10E-6 from[0.0:inf];
//*** Threshold voltage
//    substrate effect parameters (long-channel)
parameter real VTO    = 0.5   from[0.0:inf];
parameter real GAMMA  = 0.7   from[0.0:inf];
parameter real PHI    = 0.5   from[0.2:inf];
//*** Mobility parameters (long-channel)
parameter real KP     = 20E-6 from[0.0:inf];
parameter real THETA  = 50.0E-3 from[0.0:inf];

analog begin // EKV v2.6 long-channel
VG = V(g); VS = V(s); VD = V(d);
// Effective gate voltage (33)
VGprime = VG - VTO + PHI + GAMMA * sqrt(PHI);
// Pinch-off voltage (34)
VP = VGprime - PHI - GAMMA
    * (sqrt(VGprime+(GAMMA/2.0)*(GAMMA/2.0))-(GAMMA/2.0));
// Slope factor (39)
n = 1.0 + GAMMA / (2.0*sqrt(PHI + VP + 4.0*$vt));
// Mobility equation (58), (64)
beta = KP * (W/L) * (1.0/(1.0 + THETA * VP));
// forward (44) and reverse (56) currents
x=(VP-VS)/$vt; iff = (ln(1.0+exp( x /2.0)))*(ln(1.0+exp(
x /2.0)));
x=(VP-VD)/$vt; ir  = (ln(1.0+exp( x /2.0)))*(ln(1.0+exp(
x /2.0)));
// Specific current (65)
Ispec = 2 * n * beta * $vt * $vt;
// Drain current (66)
Id = Ispec * (iff - ir);
//
// Branch contributions to EKV v2.6 model (long-channel)
//
I(d,s) <+ Id;
end // analog
endmodule
```

EKV Verilog-A Model


```
`include "std.va"
`include "const.va"
// ****
// * EKV MOS model (long channel)
// * http://legwww.epfl.ch/ekv
// ****
module ekv(d,g,s,b);
// 
// Node definitions
inout      d,g,s,b ; // external nodes
electrical d,g,s,b ; // external nodes
//
//*** Local variables
real x, VG, VS,
real beta, n, if
//
//*** model parameters
parameter real L = 1.0E-6;
parameter real W = 1.0E-6;
//*** Threshold
// substrate
parameter real Vt = -0.5;
parameter real G = 1.0;
parameter real P = 1.0;
//*** Mobility parameters (long-channel)
parameter real KP    = 20E-6 from[0.0:inf];
parameter real THETA = 50.0E-3 from[0.0:inf];
analog begin // EKV v2.6 long-channel
VG = V(g); VS = V(s); VD = V(d);
// Effective gate voltage (33)
VGprime = VG - VTO + PHI + GAMMA * sqrt(PHI);
// Pinch-off voltage (34)
VP = VGprime - PHI - GAMMA
    * (sqrt(VGprime+(GAMMA/2.0)*(GAMMA/2.0))-(GAMMA/2.0));
// Slope factor (39)
n = 1.0 + GAMMA / (2.0*sqrt(PHI + VP + 4.0*$vt));
// Mobility equation (58), (64)
beta = KP * (W/L) * (1.0/(1.0 + THETA * VP));
// forward (44) and reverse (56) currents
x=(VP-VS)/$vt; iff = (ln(1.0+exp(-x/2.0)))*(ln(1.0+exp(
    *(ln(1.0+exp(
        (long-channel)
```

Ports

Ports reflect the potential and flow descriptions of electrical, mechanical, thermal, and other systems.

A port has a direction: input, output, or inout,

(long-channel)




EKV Verilog-A Model

```
`include "std.va"
`include "const.va"
// ****
// * EKV MOS model (long channel)
// * http://legwww.epfl.ch/ekv
// ****
module ekv(d,g,s,b);
// Node definitions
inout      d,g,s,b ;
electrical   d,g,s,b ;
//
//*** Local variables
real x, VG, VS, VD, VGprime;
real beta, n, iff, ir, Ispec;
//
//*** model parameter definition
parameter real L      = 10;
parameter real W      = 10E-6 from[0.0:inf];
//*** Threshold voltage
//    substrate effect parameters (long-channel)
parameter real VTO    = 0.5    from[0.0:inf];
parameter real GAMMA  = 0.7    from[0.0:inf];
parameter real PHI    = 0.5    from[0.2:inf];
//*** Mobility parameters (long-channel)
parameter real KP     = 20E-6 from[0.0:inf];
parameter real THETA  = 50.0E-3 from[0.0:inf];
```

Data Types

- integer
- real
- parameter
- discipline data types

```
analog begin // EKV v2.6 long-channel
VG = V(g); VS = V(s); VD = V(d);
// Effective gate voltage (33)
VGprime = VG - VTO + PHI + GAMMA * sqrt(PHI);
// Pinch-off voltage (34)
VP = VGprime - PHI - GAMMA
  * (sqrt(VGprime+(GAMMA/2.0)*(GAMMA/2.0))-(GAMMA/2.0));
// Slope factor (30)
VP + 4.0*$vt));
TA * VP));
currents
x/2.0))*(ln(1.0+exp(
x/2.0))*(ln(1.0+exp(
Id = Ispec * (iff - ir);
//
// Branch contributions to EKV v2.6 model (long-channel)
//
I(d,s) <+ Id;
end // analog
endmodule
```




EKV Verilog-A Model

```
`include "std.va"
`include "const.va"
// ****
// * EKV MOS model (long channel)
// * http://legwww.epfl.ch/ekv
// ****
module ekv(d,g,s,b);
// 
// Node definitions
inout      d,g,s
electrical   d,g,s
// 
//*** Local variables
real x, VG, VS, VD, V
real beta, n, iff, ir
// 
//*** model parameter
parameter real L = 10E-6 from[0.0:inf]; // drawn length
parameter real W = 10E-6 from[0.0:inf]; // width
//*** Threshold voltage
// substrate effect parameters (long-channel)
parameter real VTO = 0.5      from[0.0:inf];
parameter real GAMMA = 0.7     from[0.0:inf];
parameter real PHI = 0.5       from[0.2:inf];
//*** Mobility parameters (long-channel)
parameter real KP = 20E-6     from[0.0:inf];
parameter real THETA = 50.0E-3 from[0.0:inf];

analog begin // EKV v2.6 long-channel
VG = V(g); VS = V(s); VD = V(d);
// Effective gate voltage (33)
VGprime = VG - VTO + PHI + GAMMA * sqrt(PHI);
// Pinch-off voltage (34)
VP = VGprime - PHI - GAMMA
    * (sqrt(VGprime+(GAMMA/2.0)*(GAMMA/2.0))-(GAMMA/2.0));
    // Slope factor (39)
    1.0 + GAMMA / (2.0 + sqrt(VGprime + VP + 4.0*$vt));
    + VP + 4.0*$vt));
THETA * VP));
) currents
p( x /2.0))* (ln(1.0+exp(
p( x /2.0))* (ln(1.0+exp(
```

Verilog-A Extensions




EKV Verilog-A Model

```
`include "std.va"
`include "const.va"
// ****
// * EKV MOS model (long channel)
// * http://legwww.epfl.ch/ekv
// ****
module ekv(d,g,s,b);
// Node definitions
inout      d,g,s,b ;
electrical   d,g,s,b ;
//
//*** Local variables
real x, VG, VS, VD, VGprime
real beta, n, iff, ir, Ispec
//
//*** model parameter definition
parameter real L      = 10
parameter real W      = 10E-6 from[0.0:inf];
//*** Threshold voltage
//    substrate effect parameters (long-channel)
parameter real VTO    = 0.5    from[0.0:inf];
parameter real GAMMA  = 0.7    from[0.0:inf];
parameter real PHI    = 0.5    from[0.2:inf];
//*** Mobility parameters (long-channel)
parameter real KP     = 20E-6 from[0.0:inf];
parameter real THETA = 50.0E-3 from[0.0:inf];
```

```
analog begin // EKV v2.6 long-channel
VG = V(g); VS = V(s); VD = V(d);
// Effective gate voltage (33)
VGprime = VG - VTO + PHI + GAMMA * sqrt(PHI);
// Pinch-off voltage (34)
VP = VGprime - PHI - GAMMA
    (sqrt(VGprime+(GAMMA/2.0)*(GAMMA/2.0))-(GAMMA/2.0));
    VP + 4.0*$vt));
//TA * VP));
currents
x /2.0)))*(ln(1.0+exp(
x /2.0)))*(ln(1.0+exp(
@(initial_step)
@(initial_step("tran","ac","dc"))
@(final_step("tran"))
// Drain current (66)
Id = Ispec * (iff - ir);
//
// Branch contributions to EKV v2.6 model (long-channel)
//
I(d,s) <+ Id;
end // analog
endmodule
```


Analog Events



EKV Verilog-A Model


```
`include "std.va"
`include "const.va"
// ****
// * EKV MOS model (long channel)
// * http://legwww.epfl.ch/ekv
// ****
module Branch Contribution
//
// Nod
inout
electr
// /**
real x
real b
// /**
param
param
// /**
// /**
parameter real VTO = 0.5 from[0.0:inf], // Branch contributions to EKV v2.6 model (long channel)
parameter real GAMMA = 0.7 from[0.0:inf]; //
parameter real PHI = 0.5 from[0.2:inf];
///** Mobility parameters (long-channel)
parameter real KP = 20E-6 from[0.0:inf];
parameter real THETA = 50.0E-3 from[0.0:inf];

analog begin // EKV v2.6 long-channel
VG = V(g); VS = V(s); VD = V(d);
// Effective gate voltage (33)
VGprime = VG - VTO + PHI + GAMMA * sqrt(PHI);
// Pinch-off voltage (34)
VP = VGprime - PHI - GAMMA
```



Benefits Using Verilog-A

- For the model developers
 - Develop once and run everywhere
 - Focus on model equation, not on implementation
- For the software vendors
 - Simplified implementation of the standard models
 - Proprietary Verilog-A models are also supported
- For the silicon fabs
 - Standardized model parameter set
- For the end-users (designers)
 - Standardized libraries and design kits



Tools for CM Standardization

- Spice-SL/Verilog-A simulator
- PARAGON: HDLs graphical interface
 - <http://mixedsignal.eleg.uark.edu/paragon.html>
- ADMS for Verilog-A defined models
 - Laurent Lemaitre
 - <http://sourceforge.net/projects/mot-adms>
 - <http://sourceforge.net/projects/mot-zspice>
- RTE environment and Verilog-A compiler
 - Marek Mierzwiński, Tiburon DA Solution
 - <http://www.tiburon-da.com>

Spice/Verilog-A Simulator


The screenshot shows the Spice-Verilog-A Explorer interface. The main window is a code editor titled "Verilog-A Explorer - [ekvlong.va]". It displays Verilog-A code for a MOSFET model. The code includes parameters for GAMMA, PHI, KP, and THETA, and defines variables for VG, VS, VD, VGprime, VP, n, beta, and currents Id, iff, ir, and I(d,s). The code is annotated with comments explaining the mobility equation and current calculations. Below the code editor is a terminal window displaying the copyright notice for Spice-SL V0.90 Verilog-A Extension Kernel, Demonstration Version, from 1990 and 1995-1997. The terminal window has tabs for "Output" and "Input". At the bottom of the interface are status bars for "For Help, press F1", "Ln 55, Col 1", and function keys "EXT" and "NUM".

```
parameter real GAMMA = 0.7 from[0.0:inf];
parameter real PHI = 0.5 from[0.2:inf];
//*** Mobility parameters (long-channel)
parameter real KP = 20E-6 from[0.0:inf];
parameter real THETA = 50.0E-3 from[0.0:inf];
analog begin // EKV v2.6 long-channel
VG = V(g); VS = V(s); VD = V(d);
// Effective gate voltage (33)
VGprime = VG - VTO + PHI + GAMMA * sqrt(PHI);
// Pinch-off voltage (34)
VP = VGprime - PHI - GAMMA
* (sqrt(VGprime+(GAMMA/2.0)*(GAMMA/2.0))-(GAMMA/2.0));
// Slope factor (39)
n = 1.0 + GAMMA / (2.0*sqrt(PHI + VP + 4.0*$vt));
// Mobility equation (58), (64)
beta = KP * (W/L) * (1.0/(1.0 + THETA * VP));
// forward (44) and reverse (56) currents
x=(VP-VS)/$vt; iff = (ln(1.0+exp( x /2.0)))*(ln(1.0+exp( x /2.0)));
x=(VP-VD)/$vt; ir = (ln(1.0+exp( x /2.0)))*(ln(1.0+exp( x /2.0)));
// Specific current (65)
Ispec = 2 * n * beta * $vt * $vt;
// Drain current (66)
Id = Ispec * (iff - ir);
//
// Branch contributions to EKV v2.6 model (long-channel)
//
I(d,s) <+ Id;
end // analog
endmodule
```

Spice-SL V0.90 Verilog-A Extension Kernel. Demonstration Version.
Copyright (c) 1990 by Regents of the University of California.
Copyright (c) 1995-1997 by Apteq Design Systems, Inc.
All rights reserved.

D. Fitzpatrick and I. Miller
Analog Behavioral Modeling with the Verilog-A Language
ISBN 0-7923-8044-4

Paragon (U.Arkansas)




Paragon generates:

- VHDL-AMS
- VTB-2003
- fREEDA

from given device topology
and basic device equations


EKV Demo → http://mixedsignal.eleg.uark.edu/paragon/ekv_tut.html

ADMS - Overview




<http://sourceforge.net/projects/mot-adms>

Tiburon RTE Architecture




<http://www.tiburon-da.com>




150+ Men/Yeas of Modeling Expertise

- Christian Enz
- Francois Krummenacher
- Eric Vittoz
- Matthias Bucher
- Christophe Lallement
- Jean-Michel Sallese
- Wladek Grabinski



+12 students associated with EKV professors



Acknowledgements

C. Enz, F. Krummenacher, E.Vittoz

Authors of the initial EKV paper

M. Bucher, J-M. Sallese, C. Lallement

EKV Development Team

F. Krummenacher, M. Bucher,

Smart Silicon Systems (S3)

C. McAndrew, L. Lemaitre, J. Victory, O. Pilloud

GMC, Freescale

M. Mierzwiński, F. Sischka

Tiburon and Agilent

All developers implementing the EKV model into
public domain and commercial simulation tools



"a good model can advance fashion by ten years"
Yves Saint Laurent



standardized
"a ~~good~~ model can advance fashion by ten years"
Yves Saint Laurent