

EKV3 Workshop
CSEM, Neuchatel, June 30, 2008

EKV3 MOSFET Model
Status, Analog/RF Capabilities, and ongoing Developments

Matthias Bucher
Technical University of Crete (TUC), Greece




Outline

- ❖ Team & partnerships
- ❖ Moderate Inversion in Advanced CMOS
 - ✓ Modeling \leftrightarrow Characterization \leftrightarrow Circuit Design
- ❖ Current Status of EKV3
 - ✓ Verilog-A Code
 - ✓ IV, CV, T scaling
- ❖ Analog/RF capabilities of EKV3
- ❖ Conclusions

EKV team, industry, r&d projects

- ❖ EPFL, Switzerland
 - ✓ François Krummenacher, Jean-Michel Sallese, Christian Enz, Ananda Roy
- ❖ TUC Greece
 - ✓ Matthias Bucher, Antonios Bazigos
- ❖ GMC-Suisse
 - ✓ Wladek Grabinski
- ❖ Companies supporting EKV3:
 - ✓ Atmel
 - ✓ austriamicrosystems
 - ✓ Cypress Semiconductor
 - ✓ Infineon
 - ✓ Toshiba
 - ✓ XFAB
- ❖ COMON FP7 Project (2008-2011)
 - ✓ FinFET and HVMOS modelling




ÉCOLE POLYTECHNIQUE
FÉDÉRALE DE LAUSANNE




Moderate inversion – low- frequency

Normalized Transconductance



Normalized Output Conductance



Inversion Coefficient



Moderate Inversion

$$\frac{g_{ms} \cdot U_T}{I_D} = G(IC) = \frac{1}{\frac{1}{2} + \sqrt{\frac{1}{4} + IC}}$$

$$IC = \frac{I_D}{I_{SPEC}}$$

Moderate Inversion


$$I_{Spec} = 2nU_T^2 \mu C'_{ox} \frac{W}{L}$$

Specific Current

- ❖ Normalization factor for drain current: **Ispec**
- ❖ Normalized gm and gds vs. **IC** and L
- ❖ Anomalous scaling of output conductance in WI

Moderate inversion – high frequency


CV characteristics of MOSFETs



Overlap & fringing caps.
(do NOT scale with L)

Moderate Inversion

Transit Frequency f_T of MOSFETs



Moderate Inversion

Moderate Inversion in MOSFETs – highly important for analog/RF IC design

- ❖ Good trade-off among gain, speed, linearity, noise, matching
- ❖ Low-medium saturation voltage, Series resistance effect negligible
- ❖ Reduced impact of mobility effects (vertical field) and velocity saturation



EKV3 model overview

- ❖ Due to CMOS scaling, ICs operate more and more in moderate and weak inversion
- ❖ Design methods and models are required
 - ‘classical’ methods don’t cover moderate inversion
- ❖ EKV3 is a Compact MOS Transistor Model dedicated to Analog/RF IC design
 - ✓ Developed as a successor of EKV2.6 (since 1997)
 - ✓ Charge-based approach – close to physics and design
 - ✓ Special attention to analog/RF IC design requirements
 - ✓ Covers essential effects down to 65nm CMOS
 - ✓ Scaling over Technology – Width – Length – T – Bias
 - ✓ EKV3 available in CAD tools (ELDO, Cadence, Smash).
 - ✓ Available Parameter Extraction Toolkits

EKV3 – charge model basics

- ❖ Basis of charge model development is surface potential equation & inversion charge linearization
 - ✓ Same parameters as surface potential model
 - ✓ Preserves the essence of a surface potential model.
- ❖ Extensions for CV:
 - ✓ Vertical non-uniform doping
 - ✓ Polydepletion
 - ✓ Quantum effects
- ❖ Extensions of IV:
 - ✓ Charge-based vertical field mobility
 - ✓ Charge-based velocity saturation
 - ✓ Charge-based CLM
 - ✓ Gate tunnelling

EKV3 mobility modelling





- ❖ Effective-field based mobility modelling
 - ✓ Surface-roughness scattering (high vertical field)
 - ✓ Phonon-scattering intermediate field strengths
 - ✓ Coulomb scattering effects (low vertical field; particularly at very high Nsub, low T)

- ❖ 5 parameters in all:
 - ✓ E0, E1, ETA, THC, ZC

- ❖ Local mobility is integrated along the channel

$$E_{eff} \propto Q_b + \eta \cdot Q_i$$

EKV3 velocity saturation/CLM modelling



❖ Variable-order (1st-2nd), charge-based velocity-field relationship

✓ Continuous at $V_D=V_S$

✓ Requires 2 parameters:

UCRIT, DELTA [1..2]

✓ Scales mobility with channel Length

❖ Charge-based channel length modulation (CLM) model.

✓ Continuous at $V_D=V_S$

LAMBDA

EKV3 model scaling effects

- ❖ RSCE, INWE, combined short&narrow-channel effects
- ❖ DIBL, charge-sharing
- ❖ Halo/Pocket implant effects
 - ✓ including @long channel
- ❖ Bias-dependent overlap & inner fringing capacitances
- ❖ Bias-dependent series resistance
- ❖ Geometry & temperature scaling
- ❖ Parasitic effects modelling
 - ✓ Layout dependent stress
 - ✓ Edge conduction
 - ✓ Gate tunneling
 - ✓

Phenomena covered by EKV3

Modelled effect	Related Parameters / Comments
Physical Modelling of Charges Including Accumulation Region Polysilicon Depletion, Quantum Mechanical Effects	COX(TOX), PHIF, GAMMA(NSUB), VTO(VFB), GAMMAG(NGATE)
Bias-Dependent Overlap Capacitances	LOV, GAMMAOV(NOV), VFBOV
NQS	[Channel Segmentation]
RF Model External Sub-Circuit	[Appropriate Scaling of RG, RSUBs with W, L and NF]
Mobility (Reduction due to Vertical Field Effect) Surface Roughness-, Phonon-, Coulomb Scattering	KP(U0), E0, E1, ETA ZC, THC
Impact Ionization Current	IBA, IBB, IBN
Gate Current (IGS, IGD, IGB)	KG, XB, UB

Phenomena covered by EKV3

Modelled effect	Related Parameters / Comments
Longitudinal Field Effect Velocity Saturation, Channel Length Modulation	UCRIT(VSAT), LAMBDA, DELTA
Reverse Short Channel Effect	LR, QLR, NLR
Inverse Narrow Width Effect	WR, QWR, NWR
Drain Induced Barrier Lowering	ETAD, SIGMAD
Source and Drain Charge Sharing	LETA, {LETA2}, WETA
Halo/Pocket implant effects	LETA0
Edge Conduction	WEDGE, DGAMMAEDGE, DPHIEDGE
Geometrical Effects, Width scaling	Various Parameters (DL, WQLR, ...)
Noise Flicker Noise, Short-Channel Thermal Noise, Induced Gate and Substrate Noise	AF, KF
Temperature Effects	Various Parameters
TOTAL	<140

EKV3 parameter set

* Flags

+ SIGN = 1
+ TG = -1

* Scale parameters

+ SCALE = 1.0
+ XL = 0.0
+ XW = 0.0

* Cgate parameters

+ COX = 8.58E-3
+ GAMMAG = 18.4
+ AQMA = 0.0
+ AQMI = 0.0
+ ETAQM = 0.75

* Nch. parameters

+ VTO = 400.0E-3
+ PHIF = 450.0E-3
+ GAMMA = 300.0E-3
+ XJ = 30.0E-9
+ N0 = 1.025

* Mobility

+ KP = 390.0E-6
+ E0 = 438.0E+6
+ E1 = 159.0E+6
+ ETA = 0.57
+ ZC = 1.0E-6
+ THC = 0.0

* Charge sharing

+ LETA0 = 1.0E+6
+ LETA = 1.3
+ LETA2 = 0.0
+ WETA = 1.0
+ NCS = 0.5

* DIBL

+ ETAD = 0.75
+ SIGMAD = 1.0

* RSCE

+ LR = 100E-9
+ QLR = 580E-6
+ NLR = 100.0E-3
+ FLR = 2

* INWE

+ WR = 80.0E-9
+ QWR = 500.0E-6
+ NWR = 12.0E-3

* Series resistance

+ RLX = 170.0E-6

* Overlap & fringing

+ LOV = 25.0E-9
+ GAMMAOV = 5.0
+ VFBOV = 0.0
+ KJF = 150.0E-12
+ CJF = 300.0E-3

* Long-ch. gds degr.

+ PDITS = 2.58E-6
+ PDITSD = 0.91
+ PDITSL = 0.0
+ FPROUT = 1.85E+6
+ DDITS = 0.1

* Matching par.

+ AVTO = 0.0
+ AKP = 0.0
+ AGAMMA = 0.0

* Vsat & CLM par.

+ UCRIT = 5.0E+6
+ DELTA = 1.5
+ LAMBDA = 0.5
+ ACLM = 0.85

* Geometrical par.

+ DL = -16.7E-9
+ DLC = -23.0E-9
+ LL = 0.0
+ DW = -45.3E-9
+ LDW = 0.0

* Gate current


+ KG = 50.0E-6
+ XB = 5.5
+ EB = 21.0E+9
+ LOVIG = 40.0E-12

* Temperature par.

+ TNOM = 30.0
+ TCV = 600.0E-6
+ BEX = -1.6
+ TE0EX = -4.15
+ TE1EX = 0.0
+ TETA = 2.0E-3
+ UCEX = 1.2
+ TLAMBDA = 0.15
+ TCVL = 0.0
+ TCVW = 0.0
+ TCVWL = 0.0
+ WDL = 0.0
+ LLN = 1.0
+ DWC = 0.0


EKV3 parameter extraction sequence

Parameter Extraction in Moderate Inversion




- ❖ Use conventional IV & CV data
- ❖ Sequence: CV, then wide/long IV, wide/short IV, narrow/long IV, narrow/short IV, T.
- ❖ IF specific measurements can be made, use Pinch-off voltage technique
- ❖ Has been implemented in IC-CAP (Agilent)

Pinch-off voltage measurement in MI




$W = 2\mu\text{m}, L = 0.5\mu\text{m}$





$I_B \sim 0.6 \cdot I_{spec}$ moderate inversion

- ❖ $V_P = 0\text{V}$ corresponds to $V_{TO} = 125\text{mV}$, $n_0 \sim 1.07$
- ❖ Substrate effect (GAMMA) and other substrate parameters (PHIF) can be extracted as well



V_{TO} and n_0 vs. W , L



❖ Threshold voltage V_{TO}





- ✓ vs. L shows known reverse short-channel effect (RSCE)
- ✓ Less pronounced RSCE @ narrow channel.

❖ Slope factor n_0


- ✓ vs. L : n_0 reduced due to charge-sharing, DIBL
- ✓ vs. W : almost unaffected.

EKV3 – ID-VG

W = 2um, L = 0.5um




EKV3 – gate current




- ❖ All the tunneling current components are included
- ❖ Extract tunneling current coefficients KG , XB , UB

EKV3 – STI edge conduction effect

W = 10um, L = 10um





W = 10um, L = 80nm





Edge conduction effect on I_D - V_G , g_m/I_D - I_D , and I_G - V_G

EKV3 short-channel







- ❖ Correct weak & moderate inversion behavior
 - ✓ Smoothness and correct asymptotic behavior
 - ✓ Correct weak inversion slope and DIBL modeling
- ❖ Transconductance-to-current ratio vs. drain current (log. axis)

EKV3 short-channel




- Illustrates combination of: DIBL, CS, velocity saturation, CLM modeling @ $L_{gate} = 70\text{nm}$

EKV3 temperature scaling




- ❖ ID – VG and ID (gds) - VD vs. T
- ✓ NMOS transistors in 150nm CMOS

EKV3 temperature scaling




NMOS $W = 25\mu m$



PMOS $W = 25\mu m$

- ❖ V_T vs. L and vs. T , $V_D = 2V$
- ❖ Single model cards for each type of device, all conditions

EKV3 CV modeling




PHIF / Φ_f	400mV
COX (Tox)	12mF/m ² (2.9 nm)
VTO (VFB)	250 mV (-900mV)
GAMMA	200 mV ^{-1/2}
GAMMAG	7 V ^{-1/2}
GAMMAOV	2.5 V ^{-1/2}
LOV	20 nm
VFBOV	0 V

- ❖ Continuous model, symmetric and good reciprocity
- ❖ Extension to cover depletion/accumulation
- ❖ Bias-dependent overlap & inner fringing capacitance

✓ LOV, GAMMAOV(NOV), VFBOV, CJF, KJF



EKV3 model for RF



- ❖ Non quasi-static model (NQS)
 - ✓ channel segmentation
 - ✓ consistent AC/transient
- ❖ Gate- and substrate- parasitics scale with multi-finger layout

R_G	$\sim W_f / (L * N_F)$
R_{SB}, R_{DB}	$\sim 1 / W_f$
R_B	$\sim 1 / W_f$
R_{DSB}	$\sim L / (W_f * N_F)$

Multi-finger RF MOSFETs



- ❖ Layout of RF multi-finger MOSFET
 - ✓ Number of fingers – N_F
 - ✓ Finger Width – W_f
 - ✓ Gate Length – L


- ❖ Ground-Signal-Ground (GSG) RF Pads
 - ✓ 2 port configuration
- ❖ Actual MOSFETs
- ❖ Open-Short de-embedding structures

STI stress in multi-finger RF MOSFETs

(a)


V_{TH} vs. N_F

$V_{DS}=50m, 0.5, 1V$



(b)

I_{DS} / N_F vs. N_F





— EKV3
□ meas.



- ❖ NMOS, $L=180nm$, $W_f=2\mu m$
- ❖ Stress effects due to shallow-trench isolation (STI)
 - ✓ Threshold voltage V_T vs. N_F
 - ✓ Max. drain current I_D / N_F vs. N_F

EKV3 – NQS model @ RF

NMOS Lg=80nm




NMOS Lg=2um




Multifinger devices @ various VG values, saturation

EKV3 RF modeling





NMOS, L = 110nm



PMOS, L=110nm



- ❖ f_T versus IC in 110nm CMOS, EKV301.02 model
- ❖ Highest f_T is reached at IC ~10-30 (!)
- ❖ Most probable range for biasing of RF circuits for low noise is:
1 < IC < 10 (depending on technology)

R2R current dividing circuit using MOSFETs



- ❖ Normalized branch currents vs. bias current in the R2R-MOSFET show correct current division principle
 - ✓ Requires that all MOSFETs share the same gate and bulk voltage
 - ✓ EKV3.0 (similarly as former versions of EKV) show correct behavior
 - ✓ The circuit was initially proposed *for model benchmarking*, M. Bucher, FSA modeling committee meeting Aug. 1997

R2R circuit & matching



- ❖ 200 Monte-Carlo runs
 - ✓ includes matching for β , V_{TO} , γ
 - ✓ Shows relative spread of branch current increases due to matching
- ❖ ELDO (C-Code) implementation used here
 - ✓ Matching can be implemented
- ❖ Verilog-A ?!
 - ✓ How to implement statistics? In particular, correlations?

Current code status: EKV301.02

- ❖ EKV3 model code releases:
 - ✓ 301.02: June 2008
 - ✓ 301.01: November 2007 (Available in ELDO, Cadence, Smash)
 - ✓ 301.00: September 2007
 - ✓ 300.02: April 2007
 - ✓ 300.01: October 2006
 - ✓ 300.00: March 2005
- ❖ Improvements in 301.01 → 301.02
 - ✓ Enhanced Operating Point Information
 - ✓ Corrected Junction Charges Calculation
 - ✓ Enhanced Width Effect on Overlap Charges
 - ✓ Included DITS Effect on Edge Device
 - ✓ Enhanced Geometric Effects Calculation for Multi-finger RF Devices
 - ✓ Matching Parameters are Model Parameters
 - ✓ Verilog-AMS Related Improvements (Nesting of Internal Functions)

EKV3 Verilog-A code

❖ The Verilog-A Code of EKV3

✓ Hierarchical Structure


- 18 files
 - one main file
 - many smaller

■ In total: ~100KB

✓ Compatible with (*at least*) ELDO, ADS, SPECTRE, ADMS, ...

✓ Used as the Reference Code for all Model Implementations

- ADMS provides “standard” C-code
Various Simulators.



EKV3 implementation status

- ❖ EKV3 Verilog-A code compatible with ADMS v2.2.4
 - ✓ Tested with XML Interface for SPICE3
 - ✓ Different XML Interfaces for Different Simulators
- ❖ Implementations available for EKV301.01
 - ✓ ELDO (Mentor Graphics)
 - ✓ Spectre (Cadence)
 - ✓ Smash (Dolphin Integration)
 - ✓ ADS (Agilent)
 - Tiburon Interface used for actual EKV3 design kits.
 - GoldenGate.

Developments in EKV3.1

- ❖ More flexible mobility modeling of short-channel transistors.
- ❖ Improved modeling of output conductance of long-channel halo-implanted devices.
- ❖ Improved vertical/lateral Non-Uniform Doping.
- ❖ Extended accounting for layout-dependent stress effects.
- ❖ Noise model enhancements.
 - ✓ Improved Accounting for carrier heating/velocity saturation in induced gate noise.
 - ✓ Refined scaling of $1/f$ noise model equations & parameters.
- ❖ Statistical aspects / device matching.
 - ✓ Refined matching models for ID
 - ✓ Accounting for IG current matching

EKV3 summary


- ❖ EKV3: a design-oriented, charge-based, compact model for analog/RF IC design.
 - ✓ Implementations in ELDO (Mentor), Smash (Dolphin), Spectre (Cadence), ADS/GoldenGate (Agilent).
 - ✓ Parameter extraction support (GMC Suisse & AdMOS)
- ❖ Relation to advanced analog/RF IC design.
 - ✓ Characterization methods based on design needs.
 - ✓ Small-signal characterization method vs. IC & L.
 - ✓ Pinch-off voltage method.
 - ✓ Simple model structure & parameter extraction.
 - ✓ Example validations on 110nm, 90nm CMOS.
 - ✓ Extensions in EKV3.1: emphasis on RF, noise, and advanced technology scaling aspects.

Acknowledgments

- ❖ All EKV Team, esp.
 - ✓ François Krummenacher, Christian Enz, Jean-Michel Sallese, Ananda Roy
 - ✓ Antonios Bazigos for code development & support
 - ✓ Wlodek Grabinski, for Web-site and Verilog-A support



- ❖ Contact:
 - Prof. Matthias Bucher**
 - Electronics Laboratory
 - Technical University of Crete
 - 73100 Chania, Crete, Greece
 - phone: +30 28210 37210
 - fax: +30 28210 37542
 - [bucher`at`electronics.tuc.gr](mailto:bucher@electronics.tuc.gr)
 - <http://www.electronics.tuc.gr>
 - <http://www.rfic.tuc.gr>



Recent references on EKV3

- M. Bucher, A. Bazigos, S. Yoshitomi, N. Itoh, "A Scalable Advanced RF IC Design-Oriented MOSFET Model", *Int. Journal of RF and Microwave Computer Aided Engineering*, Vol. 18, N°4, pp. 314-325, 2008.
- M. Bucher, A. Bazigos, "An Efficient Channel Segmentation Approach for a Large-Signal NQS MOSFET Model", *Solid-State Electronics*, Vol. 52, N°2, pp. 275-281, February 2008 (DOI: 10.1016/j.sse.2007.08.015).
- A. Bazigos, M. Bucher, P. Sakalas, M. Schroter, W. Kraus, "High-frequency Compact Modelling of Si-RF CMOS", accepted, *Phys. Status Solidi (c), Current Topics in Solid State Physics*.
- S. Yoshitomi, A. Bazigos, M. Bucher, "The EKV3 Model Parameter Extraction and Characterization of 90nm RF-CMOS Technology", 14th Int. Conf. on Mixed Design of Integrated Circuits and Systems (MIXDES'2007), (available on ieeexplore) pp. 74-79, Ciechocinek, Poland, June 21-23, 2007.
- A. Bazigos, M. Bucher, F. Krummenacher, J.-M. Sallese, A.-S. Roy, C. Enz, "EKV3 Compact MOSFET Model Documentation, Model Version 301.01", *Technical Report*, Technical University of Crete, November 23, 2007.
- C. Enz, E. Vittoz, "Charge-based MOS Transistor Modeling, The EKV model for low-power and RF IC design", ISBN 978-0-470-85541-6, Wiley, 2006.
- M. Bucher, A. Bazigos, F. Krummenacher, J.-M. Sallese, C. Enz, "EKV3.0: An Advanced Charge Based MOS Transistor Model", in W. Grabinski, B. Nauwelaers, D. Schreurs (Eds.), *Transistor Level Modeling for Analog/RF IC Design*, pp. 67-95, ISBN 1-4020-4555-7, Springer, 2006.
- J.-M. Sallese, M. Bucher, F. Krummenacher, P. Fazan, "Inversion Charge Linearization in MOSFET Modeling and Rigorous Derivation of the EKV Compact Model", *Solid-State Electronics*, Vol. 47, pp. 677-683, 2003.